

COA

computer organization & Architecture


- SISD - single instruction single data
- SIMD - single instruction multiple data
- MISD - Multiple instruction single data
- MIMD - Multiple instruction multiple data

Address bus - MAR

Memory address register

Data bus - MBR (or) MDR

Memory Buffer register



Architecture vs Organisation

Block diagram
planning

circuit




- instruction: ADD R₁ R₂

single line execution R₁ = R₁ + R₂

program is set of instructions.

- Data Transfer register:



$$R_1 \leftarrow R_2$$

Memory upperand

- Register 1 nibble = 4 bits

(ns) Cache (fastest, KB to MB) 1 byte = 8 bits hierarchy
 (m) primary memory (MB to GB) 1 KB = 1024 Bytes
 secondary memory (GB to TB) 1 MB = 1024 KB
 external memory 1 GB = 1024 MB
 1 TB = 1024 GB


Instruction:

HLT : stop the program instruction is HLT

- zero operand, only operation.

Ex: Ret (Return)



one operand



Ex: Inc a a = a + 1
 ↓
 increment

Dec a a = a - 1
 ↓
 Decrement.

- Two operand Instruction



$$A = A - B$$

$$A = A + (\bar{B} + 1)$$


2's complement

→ Difference b/w compiler & interpreter


8085, 8086

Processor Architecture

8086 microprocessor



6 byte instruction Queue




generates control signal

PA = Segment register * 10H + offset
Physical address

IP value
(Instruction pointer)

FLAG Register	16 bits	Address Bus = 20 bits
Conditional flag	control flag	Data Bus size = 16 bits
sign SF	Trap flag	
carry CF	Directional flag	
auxiliary AF Binary \rightarrow BCD	Interrupt flag	
overflow OF Exor		Indicates
parity PF		
zero ZF		

MEMORY INTERFACE: 8086 Microprocessor - 1MB



Designed by Intel

BIU : BUS Interface Unit

Σ - Crossing unit is used to calculate address

→ registers will hold the memory location

→ program can be stored in 4 memory blocks



→ D.S (local & Global) variables will be stored

→ Stack:

Functions address, operation part, data and parameters.

→ Extra:

Result variables are stored in extra

→ Code segment:

Remaining part is stored in this segment.

Ex: library functions.

→ All registers are 16 Bit (2 Byte) capacity.

→ Registers are will hold their respective starting address.

→ Next instruction address is stored in IP


→ Instruction Queue is 6 Byte

→ This is also called as Buffer Queue.

→ The loading of data from the Buffer Queue to IR. Register is called as Fetch operation.

→ After this instruction is decoder.

IR register




$$2^3 = 8 \text{ possible operations.}$$



Shot on vivo Z1 Pro

Breno AI camera

2023.04.17 20



→ only one line is active that will indicate one operation.

Control Unit: It generates the control signal to load the data from general purpose registers to ALU.

→ After the operations the result will be stored in AH (Accumulator register)

H → Higher byte
L → lower byte

→ For Addition and subtraction the result is stored in AX

→ For multiplication: result is stored in AX and BX where the product is more than 16 Bit

→ For division: quotient is stored in AX and remainder will be stored in DX (16 bit number)

→ For division: quotient is stored in AL and remainder will store in AH. (& bit numbers)

→ In Ubuntu we use

EAX
EBX
ECX
EDC

} Extended base registers.

capacity is 32 Bit

→ BX is Base register, we can store base address.

Ex: Count register

→ Used for loop instructions

mov cx, 7

label 1: mov AX 7

mov BX 1

add AX, BX

loop label1

MOV AX, 5

MOV BX, 5

COMP AX, BX) = zero - 1

je L1;

not

L1: print("equity")

HLT

HLT-BX+1

→ DX : Data register.

To store the temporary data

→ Flag: it gives the status of ALU

→ SP: It points to stack memory location

→ Stack pointer.

→ During push and pop Sp is incremented / decremented


→ BP: It is also pointing stack memory for accessing parameters.

→ SI: Source Index, it will point to data segment memory location.

→ DI: Data index storing result they point to extra register.

→ FLAG: It is a register with maximum capacity 16 bits, But only 9-bits are defined.

15



Shot on vivo Z1Pro
Vivo AI camera

2023.04.17 20:53

the defined 9-bits are

S - 12
C - 11
Z - 10
O - 9
A - 8
D - 7

T - 6
D - 5
I - 4 } Control flags

conditional flag bits

10010
01110

100100
+

~~100100~~

011011

0.1100

SF: Sign Flag , it indicates the negative value if result is negative it is 1.

$$SF = 0 \quad (\text{positive})$$

$$\Rightarrow 7 = \begin{array}{r} \cancel{\infty} \\ + \\ \hline \end{array} \quad \begin{array}{r} 1 \\ 0 \\ 1 \\ 0 \\ 0 \\ 0 \\ 0 \end{array}$$

$$\begin{array}{r}
 & 0 & 1 & 1 & 1 \\
 & 1 & 0 & 0 & 0 \\
 \hline
 & & & 1 \\
 & 1 & 0 & 0 & 1 & : \text{(2's complement} \\
 & 0 & 0 & 1 & 0 & \text{of } 7) \\
 \hline
 & 1 & 0 & 1 & 1 \\
 & 0 & 1 & 0 & 0 \\
 \hline
 & & & 1
 \end{array}$$

→ carry flag;

0 1 0 1 -(+5)

If carry is generated it is set to 1.

→ zero flag: It indicates if result is '0' then it sets to one.

$$\text{Ex: } \begin{array}{r} 0 \overset{10}{\cancel{0}} 1 \\ 1 \quad \underline{0, 11 + 1} \end{array} \begin{array}{r} - 5 \\ - 5 \end{array}$$

→ O - overflow : Input carry (XOR) output carry

$0 \rightarrow \text{no overflow}$

$$1 \oplus 1 = 0.$$

→ A (Auxiliary Flag): From lower label to higher label if carry is generated then auxiliary flag will set to 1.

Ex:

higher label	lower label
$\begin{array}{r} 0 \\ + 1 \\ \hline 1 \end{array}$	$\begin{array}{r} 0 \\ + 0 \\ \hline 0 \end{array}$
$\begin{array}{r} 0 \\ + 0 \\ \hline 0 \end{array}$	$\begin{array}{r} 1 \\ + 0 \\ \hline 1 \end{array}$
$\begin{array}{r} 0 \\ + 0 \\ \hline 0 \end{array}$	
$\begin{array}{r} 1 \\ 0 \\ 0 \\ \oplus \\ 0 \\ \hline 0 \end{array}$	

→ (parity generator flag) P : Even number bit.

→ T (Trap flag) : How many processing unit is activated


if only 1 is there single step mode

In multi step mode it is zero.

→ D (Directional Flag) : How process is accessing data!

→ If data is accessed from low byte to higher byte then it is set to 1.

→ Little Indian:



* If 1st Byte stored in Lower byte then it is little Indian, otherwise big Indian

- 8086 is 16 bit micro processor. (10 marks)
 → Address Bus capacity is 20 bit.

* Data Transfer Instructions:

mov D-S. (D - destination, S - source)

- It can be register to register
- It can be memory to register
- It can be register to memory

mov AX, [2014H] memory location address.


mov AX, S :

- Value S is loaded in AX
- D-S are operand fields.
- mov AX, BX

2. push DX

DX value is stored into stack memory.

DX is 2byte.



{ 1 byte.

3. POP DX :

Data can be removed from stack.

→ 2 bytes - 1 word

4. IN (Input)

IN AX, (I/P address)

from I/P device the data is stored in AX

4. OUT

OUT (I/p), Reg.

Out (AX), BL

from register, the data is transformed to input

5. LEA (Load Effective Address)

one of the memory address is loaded into processor.

LED AX, [BX] [P] → address of memory

↳ Register

6. LDS (load data segment):

Data will be load in the register.

→ only one word is loaded from memory.

(LDS Register, memory).



7. LES (load extra segment).

Data will be load in register from extra segment

→ 1 word is loaded from memory

8. LAHF

Accumulator register



→ In AH higher byte of accumulator register load flag register lower byte


9. SAHF (stores the AH value in flag register lower byte)

2. Arithmetic Instruction :

1. ADD AX, BX

→ A, B are registers.

$$AX = AX + BX$$



2. ADC (add with carry)

ADC AX, BX

$$AX = AX + BX + \text{Carry}$$

3. DAC
 { DAA } ^{A AA}
 { AAD } ^{AAS}
 { AAD } ^{AAM}
 { AAD } ^{AAP}

4. INC (Increment)

INC AX

$$AX = AX + 1$$

program:

mov AX, 10

mov BX, 20

ADD AX, BX

→ Subtraction Instructions

SUB AX, BX.

mov AX, 100

mov BX, 25,

SUB AX, BX.

→ SBB (Subtraction with Barrow)

SBB AX, BX

$AX = AX - BX - \text{Barrow}$.

→ DEC (decrement)

DEC AX

$AX = AX - 1$

→ CMP (Comparison)

CMP AX, BX

$AX = 10$

$BX = 10$

$AX = AX - BX$.

zero flag = 1

→ means both are equal.

→ multiplication operation

mov AX, 15

mov BX, 0

MUL AX = $AX = AX \times AX$

MUL BX ÷ AX = $AX \times BX$

Unsigned number multiplication → MUL

Signed number multiplication → SMUL

→ Division

mov AX, 7

mov BX, 5

Div BX // $AX = AX / BX \rightarrow$ Quotient

DX = Remainder

If we use only 8-bit register,

mov AL, 5

mov BL, 2

Div BL // $AL = AL / BL \rightarrow$ Quotient

AH = Remainder

* iDiv → for signed number.

→ shift instructions.

mov AL, 21H

i) SHL (shift left) ✓

SHL AL, ① → no. of times performed.

(carry flag)

CF	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	i/p
----	----------------	----------------	----------------	----------------	----------------	----------------	----------------	----------------	-----

0	0	0	1	0	0	0	0	1	← 0
---	---	---	---	---	---	---	---	---	-----

0	1	0	0	0	0	0	1	0	→ after left shift
---	---	---	---	---	---	---	---	---	--------------------

D₇ is shifter to carry flag.

ii) SHR (shift Right)

D₀ is shifted to carry flag.

i/p	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	CF
-----	----------------	----------------	----------------	----------------	----------------	----------------	----------------	----------------	----

0	0	0	1	0	0	0	0	0	→ 1
---	---	---	---	---	---	---	---	---	-----

0	0	0	1	0	0	0	0	0	→ 1 (After shift)
---	---	---	---	---	---	---	---	---	-------------------

iii) Arithmetic right shift operation (Instruction)

mov AL, 21H

SAR AL, 1

D_7

\downarrow^0	0	1	0	0	0	0	1	CF
D_7	0	0	0	1	0	0	0	1

$\rightarrow D_7$ is same

\rightarrow From D_6 we have to do shifting

\rightarrow SAL AL, 1


It is same as SHL

CF

0	0	1	0	0	0	0	1	0
---	---	---	---	---	---	---	---	---

\Rightarrow Rotated Instructions

i, ROL (Rotated left):



ROL AL, 1

0	0	1	0	0	0	1	CF
---	---	---	---	---	---	---	----

0	1	0	0	0	0	1	0
---	---	---	---	---	---	---	---


ii, ROR (Rotate Right):

ROL AL, 1

0	0	1	0	0	0	1	CF
---	---	---	---	---	---	---	----

1	0	0	1	0	0	0	1
---	---	---	---	---	---	---	---

→ RCL (Rotate left through Carry)



Code for RCL:

MOV AL, 32H


RCL AL, 2

CF 0 0 1 1 0 0 1 0

0 0 1 1 0 0 1 00 - 1st shift

0 1 1 00 1 0 0 0 - 2nd shift

RCR - Rotate Right through carry



MOV AL, 32H

RCR AL, 1

0 0 1 1 0 0 1 0 CF

0 0 0 1 1 0 0 1 0

Logical Instructions:

AND AL, BL

OR AX, BX

XOR AL, BL

NOT = i's complement

X-OR

0	1	-	1
1	0	-	1
0	0	-	0
1	1	-	0



Branch Instructions (or) Jump Instructions:

jump → je instruction → same as go to

mov AX, 5

mov BX, 5

cmp AX, BX

je label:

printf "not equal".

label:

printf "equal"

→ If condition is not true.

jne label:



Label:



HLT → jne also continuously executed label
if we didn't write instruction HLT.

Program for even or odd:

start: mov AX, 7

mov BX, 2

Div BX: $AX = AX / BX = 3,$
 $DX = 1$

Comp DX, 00

je label:

printf "odd number".



Shot on vivo Z1Pro

Vivo AI Camera

RGUKT Basar

Continue 2023.04.17 ↗
next page

Scanned with CamScanner

label : printf "even number".

HLT:

ret;

ja → jump above


jae → " " or equal

jb → " below

jbe → " " or equal

jc → " if carry

jnc → " if no carry.



Control instructions:

HLT

NOP

WAIT

→ no operand field, it will be zero.

→ STC → set Carry Flag

→ CLC → clear Carry Flag

→ CLI → clear interrupt Flag

→ CLD → clear Directional Flag.

at. J

AAA (ASCII Adjust After Addition)

If $AL > 9$ (or) $AF = 1$
(lower nibble),

$$AL = AL + 6$$

$$AH = AH + 1$$

$$AF = 1$$

$$CF = 1$$

else

$$AF = 0$$

$$CF = 0$$

MOV AL, 38H

MOV BL, 35H

ADD AL, BL

AAA

HLT (Halt-To stop the execution)

$$38H = 0011\ 1000$$

$$35H = \begin{array}{r} 0011 \\ | \\ 0101 \end{array}$$

$$\boxed{0110\ 1101}$$

$$\boxed{\quad\quad\quad\quad\quad}$$

stored in AL

$> 9 \rightarrow AL = AL + 6$

clear AH

$AH = AH + 1$

AL Higher
nibble clear

$$\begin{array}{r} 0111 \\ | \\ 0000 \end{array} \quad \begin{array}{r} 0011 \\ | \\ 0011 \end{array}$$

$$AH = 01 \quad AL = 03$$

$$AX = \begin{array}{c} \boxed{01} \\ \boxed{03} \\ AH \\ AL \end{array}$$

Date :

Page No. :

MOV AL, 35H

MOV BL, 52H

ADD AL, BL

AAA

$$35H = 0011\ 0101$$

$$\begin{array}{r} 52H = 0101\ 0010 \\ \hline \end{array}$$

AF = 0

CF = 0

$$\begin{array}{r} & 1000\ 0111 \\ \hline 0000\ 0111 \end{array}$$

$$AX = 0007$$

MOV AL, 19H

MOV BL, 29H

ADD AL, BL

$$19H = 0001\ 1001 \quad [:: AF = 1] . AH = AH + 1$$

$$\begin{array}{r} 29H = 0010\ 1001 \\ \hline \end{array} \quad [CF = 1]$$

$$\begin{array}{r} & 0100\ 0010 \\ \hline 0000\ 1000 \end{array}$$

$$AH = AH + 1 = 01$$

$$AX = 0108.$$

AAS (ASCII Adjust After subtraction)

If $AL > 9$ or $AF = 1$, else $AF = 0$, $CF = 0$.

$$AL = AL - 6$$

$$AH = AH - 1$$

$$AF = 1$$

$$CF = 1$$

$$mov AL, 8CH$$

$$SUB AL, 51H$$

$$AAS$$

- AAD (ASCII Adjust before division)

$$AL = (AH * 10) + AL \quad | \quad AL = (01 * 10) + 05 = 15$$

$$AH = 0$$

mov AX, 0105
| AH AL

$$| \quad AH = 00$$

$$| \quad AX = 0015 = 0F$$

- AAM (ASCII Adjust after multiplication)

$$AH = AL / 10 = \text{Quotient}$$

$$AL = \text{Remainder} = AL \% 10$$

Ex: If AH = 00 AL = 15

then AAM,

$$AH = 15 / 10 = 01$$

MUL AX, 0015

$$AL = 15 \% 10 = 05$$

$$AX = 0105.$$

AAS (ASCII Adjust after subtraction)

<u>ASCII</u>	$\times \frac{1}{10}$	remainder 0
0	48	30
1	49	31
2	50	32
3	51	33
4	52	34
5	53	35
6	54	36
7	55	37
8	56	38
9	57	39

Hexa decimal
values.

~~Mov~~ if Lower nibble of AL > 9 (or) AF = 1

$$AL = AL - 6$$

$$AH = AH - 1$$

$$AF = 1$$

$$CF = 1$$

else

$$AF = 0$$

$$\text{CF} = 0$$

MOV AL, 33H	01000110	010011
MOV BL, 37H	0011	0111
SUB AL, BL	<hr/>	
	1111	10100
AAS	<hr/>	
HLT	<hr/>	
	0000	0100 < 9
	<hr/>	
	04	

$$AH = AH - 1$$

$$= 00H - 1 = \underline{\hspace{2cm}} 0000$$


- 1

$$= FF \quad \begin{matrix} \text{F} \\ \text{F} \end{matrix}$$

$$AX = FF, 04 = -4$$

represent -ve.

8085 microprocessor (8-bit)



- It will not support pipeline architecture (parallel operations)
- It supports SISD, instructions executed in serial manner.

8086 - 16 bit microprocessor


- Data bus capacity 16-bits
- All register 16 bits register
- Address bus capacity 20-bits
- Support pipeline architecture

AH	AL	AX
BA	BL	BX


Addressing modes (1 mark or 2 marks)

Based on addressing mode the data is

Implicit Addressing mode: Within the instruction field opcode part is the operand part.




Immediate Addressing mode: Inside the instruction



mov AL, 5


ADD AX, 10 AX = AX + 10

Direct addressing mode:




- Access the value through the memory location address.

Indirect addressing mode




Register direct Addressing mode:



- Access the data from the register.

Register indirect Addressing mode:


- Access the data from memory through register set



Relative Addressing mode:

EA : Effective address.

PC : hold the next instruction address.



Base Index Addressing

EA = Base address + Index value

$$1000\text{H} + 20\text{H} = 1020\text{H} \text{ (actual memory loc address)}$$

. mov R₁, R₂

↓
Base index R₁ ← (R₁ + R₂)
 Base index

Auto Increment/Decrement addressing mode:

ADD R₁, (R₂) +

ADD (R₁) -, R₂

