
* BIT Biasing: + In Transistor can be operated in 3 regions. cut-off, Active and saturation by applying Propor biasing conditions as shown in The table. Region of operation Cut-off MARTINE BE HOUSE saturation F-B -> In order to operate Transistor in the desired region we have to apply external d-c voltages of correct Polarity and magnitude to The two Jun-Chons of the Transistor. Because d-c Voltages are used to bias the transistor, biasing is known as d.c biasing of the Transistor. * Need for Biasing:-In Transistor Amplifico Circuits, out put Signal Power is always greater than input signa, Pacco. DC Supply. Ry R. Cond Re. Amplifier Now The question is how this Amplification of Power is a chieved. The d-c sources (d.c biasing) Supplies The power to the transistor circuit to



divider biosing giving a fixed voltage to

collector current increases due to change in temporature or change in B, The emitter current also increases and the voltage drop across Re increases, Reducing the voltage difference blue base and emitter (USE).

hence collector current, Ic also reduces.

Analysis: - [ilp voltages shorted. The capacitor VC& Ci. Co. CE are open circuited]

RIELLE STR.

REC. STR.

R

> Let us consider the base circuit as shown in fig voltage across R2 is the base voltage VB.

wild the said

$$V_B = \frac{R_2}{R_1 + R_1} \cdot V_{C_G}$$

Rm = R1 || R2 = RB.

Circuit As Shown in figure Simplified The VCC Ref IC UB RB VCG VB RE Food ilp -VB+ VB6+ V6 =0 VG = VB - VBE we know that V6= IG-RG VE I6 = VB-VBE RE APPly FVL to The OIP side -VCC + ICRC +VCE + V6=0 VCG = VCC - TERC - TERG * calculation IB RT1 = R1 1 R2 KUL TO The ip side -VB+ VBG + VG = 0 IB.RM + IERE = VB- VBE


we know that TC= (1+B) IB.

we know that JC= B. IB.

* Dc Load line and Quiescent Point

- ns of the transistor are reverse biased and at saturation both are forward biased and in Active Region Smitter Junction is forward biased and and collector Junction is reverse biased.
- => DC Load Line is the straight line drawn on the output characterstics of The Transistor.
- Extreme Points on the DC Load line are called as at cut off point and saturate Point which are obtained by putting Two Conditions.
 - 1) Ic=0, VCE=VCC (cut-0+f)
 - 2) TEE J. ICZ VCC-, VCG=0 (saturdry

कर की अर्था FIRE 37 Example 1voltage divider biasing an Consider me The output Voltage ex VCG = VCC - ICRC - ICRE ICOL VCE = VCC - IC[RC+RE] Oc Load Line: -1) Ic=0, VCE= VCC (Cut-off) 2) $I_{C} = \frac{VCC}{VCC} \cdot VCC = 0 \quad (Saturation)$ Sim been RC+RG100 100 Edel it saturation both are torused sused and m The OIP Characteristic curve As showing Active Regio 7:00 Pis PB 25h VCC Regner is upic love that the the so halls Fourth and contained by Profit bill Teno conditions. Level Vice - Vice Coul- Oid - 251 --



IC = BIB = 100. 145MA = 1=45 mA VIE - VII - ICRC -IERE (1+B) TB.RC = 12 - (14.5.x103.330) - ((101).145.106.10) (45,5-205)

The part of the part

394317 441. 19