


# 8086 Microprocessor



ALU: Arithmetic, Logic Unit operations.

special purpose Registers: Hold Base Addresses / next instruction Address


Pointer/Index Registers

SP	→ stack pointer
BP	→ Base Index
SI	→ source Index
DI	→ Destination Index

## Special Registers

CS	→ code segment memory
DS	→ Data segment memory
SS	→ Stack segment memory (LIFO)
ES	→ Extra segment memory
IP	→ Instruction pointer (point)

Physical Address = Segment Register \* 10H + Offset + (2<sub>p</sub>)  
= 1020H \* 10200H + offset value  
= It gives 20 bit address to the Address Bus.



## Example of Addition

- ③ ADD AX DX      (<sup>Example</sup> These are 16 bit registers)
- ① move Ax [2000H]    (<sup>Example</sup> : [ ] → Indicates the memory)  
 ↓  
 destiny      ↓  
 source
- ② move BX [2004H]

## For product operation

⇒ 16 bit binary multiplication stores in AX and DX  
 if 8 bit binary multiplication stores in only AX register

## FLAGS Registers

⇒ 9 flag bits are

S	C	Z	A	O	P	I	T	D
---	---	---	---	---	---	---	---	---

Flag bits are set by different instructions

Set by instructions like ADD, SUB, MUL, DIV, etc.

Set by instructions like INC, DEC, NOT, etc.

Set by instructions like CMP, TEST, JZ, JNE, etc.

Set by instructions like AND, OR, XOR, etc.

Set by instructions like SHL, SHR, SAL, SAR, etc.

Set by instructions like TEST, JZ, JNE, etc.

## Microprocessors:

- ⇒ It is an electronic component that is used by a computer to do its work.
- ⇒ It is a central processing unit on a single IC containing millions of very small components including transistors, resistor and diode that work together.

E.g: 8086 microprocessor enhanced version of 8085 microprocessor, designed by Intel in 1976.

## ⇒ 8086 Microprocessors:

- ⇒ It is 16 bit microprocessor having 20 address lines and 16 data lines that provide upto 1MB storage.
- ⇒ It supports two mode operations i.e. Maximum and Minimum mode.

Maximum mode is suitable for system having multiple processors.

Minimum mode is suitable for system having a single processor.

## Features of 8086

The most prominent features of a 8086 microprocessor are as:

- \* It has an Instruction Queue, which is capable of storing six instruction bytes from memory result in faster processing.
- \* It was 16-bit processor having 16-bit ALU, 16-bit registers, internal and external 16-bit data bus result in faster processing.

⇒ It is available in 3 versions based on frequency of operation-

- 8086 → 5MHz
- 8086-2 → 8MHz
- 8086-3 → 10MHz

⇒ It uses two stages of pipelining i.e. fetch stage and execute stage which improves performances.

- ⇒ Fetch can be prefetch upto 6 byte of instructions and store them in Queue.
- ⇒ Execute Stage Executes the Instructions.
- ⇒ It has 256 Vectored Interrupts
- ⇒ It consists of 29,000 transistors.

## Architecture of 8086 Microprocessor

⇒ 8086 microprocessor divide into two functional units i.e.

- i) BIU (Bus Interface Unit)
- ii) EU (Execution Unit).

## Bus Interface Unit (BIU):

- ⇒ It take care of all data and addressed transfers on the bus for the EU.
- ⇒ EU has no direct connection with system buses so, this is possible with the BIU.
- ⇒ BIU & EU are connected with Internal bus.

It has the following functional parts.

- i) Segment / special purpose Registers.
- ii) Instruction Queue.
- iii) Processor. & iv) Instruction pointer.

### Instruction Queue:

- BIU contains the Instruction Queue.
  - BIU gets upto 6 bytes of next instructions and stores them in instruction Queue.
  - When EU executes instruction and is ready for its next instruction, then simply read the instruction from instruction Queue in increased execution speed.
- ⇒ Fetching the next instruction while the current instruction executes is called Pipelining.

### Segment Registers:

- BIU has 4 segment buses i.e CS, DS, SS & ES. It holds the address of instruction and data in memory.
- It also contains one pointer register IP, which holds the address of the next instruction to execute by the EU.

Four segments are.

#### CS - Code Segment.

- Where the Executable programme is stored.
- Used for addressing memory location in the code segment of the memory.

#### DS - Data Segment.

- It consists of Data used by the program and is accessed in the data segment by an offset address.

#### SS - Stack Segment.

- Handles memory to store data and addresses during execution.

#### ES - Extra Segment

- ES is an additional data segment.
- Which is used by the string to hold extra destination data.

Instruction pointer: It is a 16-bit register used to hold the address of the next instruction to be executed.

### Execution Unit (EU)

⇒ EU gives instruction to BIU stating from where to fetch the data and then decode and execute those instructions.

It has the following functional parts.

- > General purpose Registers
- > Pointers / Index Registers.
- > ALU
- > Operand & FLAGS. FILO


### ALU:

It handles all the Arithmetic & logical operations like +, -, \*, /, OR, NOT, AND operations.

### FLAG Register:

- It is a 16-bit register that behaves like a flip-flop's. i.e changes its status according to the result stored in Accumulator.
- Finally it shows the status of the operand.

FLAGS Are divided into (16-bit)



### Conditional Flags:

- It represents the result of the last Arithmetic or logical instruction executed.
- \* carry flag → General carry generated.
- \* Auxiliary flag → Nibble-Nibble carry generated.
- \* parity flag → Even no. of 1's - parity set else flag is reset.
- \* zero flag → When zero then flag is set (1) else flag is reset.
- \* sign flag → negative sign is set else to 0.
- \* overflow flag → When system capacity exceeds.

### Control flags:

- ⇒ Control flags control the operation of the EU.
- \* Trap flag → One ALU is Active - set in multiset mode - RESET.
- \* Interrupt flag
- \* Direction flag → Data Access mode

### General purpose Registers:

- ⇒ There are 8 General purpose Registers.
- ⇒ These Registers can individually store 8-bit data and can be used in pairs to store 16-bit data.

AH, AL → AX(16) Accumulator register.

BH, BL → BX(16) Base register.

CH, CL → CX(16) referred to as counter.

DH, DL → DX(16) hold I/O port address.

### Pointer/Index Registers

- SP, Stack pointer
- BP, Base pointer
- SI, Source Index
- DI, Destination Index.

### ASCII Adjacent After addition (AAA)

	ASCII	Hexadecimal
0	48	30
1	49	31
2	50	32
3	51	33
4	52	34
5	53	35
6	54	36
7	55	37
8	56	38
9	57	39

ASCII Hexadecimal representation.

### Algorithm for AAA

If lower nibble of AF > 9 (or) AF = 1

$$AL = AL + 6$$

$$AH = AH + 1$$

$$CF = 1$$

$$AF = 1$$

else

$$AF = 0$$

$$CF = 0$$

Ex:

mov AL, 37H  
mov BL, 35H.

ADD AL, BL

AAA

HLT

$$\begin{array}{r}
 0011 \quad 0111 \\
 0011 \quad 0101 \\
 \hline
 0110 \quad 1100 > 9 \\
 +1 \quad 0110 \\
 \hline
 0000/0010
 \end{array}$$

C mov AL 31H AF=0  
 - mov BL 34H  
 ADD AL, BL  
 AAA  
 HLT

$$\begin{array}{r}
 0011 \ 0001 \\
 0011 \ 0100 \\
 \hline
 0110 \ 0101 \\
 \hline
 0000 \ 0000
 \end{array}
 \quad \text{AL} = \text{AL} + \text{BL}$$

AX = 00105  
 =  $(5)_{10}$

mov AL 38H AF=1  
 mov BL 38H  
 ADD AL, BL  
 AAA  
 HLT

$$\begin{array}{r}
 0011 \ 1000 \\
 0011 \ 1000 \\
 \hline
 0111 \ 0000 \\
 \hline
 0110
 \end{array}
 \quad \text{AL} = \underline{\underline{0000 \ 0110}}$$

AH = AH+1  
 = 01  
 AX =  $0106 = (16)_{10}$

### ASCII Adjust After Subtraction (AAS)

if lower nibble of AL > 9 or AF = 1

else  
 AL = AL - 6  
 AH = AH + 1  
 CF = 1  
 AF = 1 } Clear higher nibble of AL  
 AF = 0  
 CF = 0

Ex:

mov AL, 38H  
 mov BL, 32H  
 SUB AL, BL  
 AAS  
 HLT

$$\begin{array}{r}
 0011 \ 1000 \\
 0011 \ 0010 \\
 \hline
 0000 \ 0110
 \end{array}
 \quad \text{AH} = 00H, \text{ AL} = 06$$

AX = 0006  
 =  $(6)_{10}$

mov AL, 32H  
 mov BL, 37H  
 SUB AL, BL  
 AAS  
 HLT

$$\begin{array}{r}
 0011 \ 0010 \\
 0011 \ 0111 \\
 \hline
 0000 \ 1001 \\
 \hline
 1111 \ 1011 \\
 \hline
 0110
 \end{array}
 \quad \text{AH} = 00$$

### AAM (ASCII Adjust After Multiplication)

#### Algorithm

AL = (AH \* 10) + AL      AH = AL / 10 =  $15/10 = 1$   
 AH = 00      AL ~~= 15~~ = Remainder = 5

Ex:

mov AL, 5	$\frac{5 \times 3}{2}$
mov BL, 3	$\frac{5}{2}$
MUL BL	$\frac{5 \times 3}{2} = 15$
AAM	AL = 0FH
HLT	AH = 01, AL = 05

AAD (ASCII Adjust Before Division)

Algorithm

$$AL = (AH \times 10) + AL$$

$$AH = 00$$

Ex: `mov AX 0205 H`

AH	AL
02	05

AAD

$$AL = 02 \times 10 + 05$$

HLT

$$AL = 25$$

$$AH = 00$$

$$AX = 0025$$

⇒ Four stages are called one instruction cycle.

The four stages are

Fetch

↓

Decode

↓

Execute

↓

KB

Comparison Between two Microprocessor  
i.e 8085 & 8086 processors.

8085 Processor

⇒ It is 8 bit microprocessor

8086 Processor

⇒ It is 16 bit microprocessor.

⇒ It doesn't have the pipeline architecture

⇒ Inside the processor the All registers are 8 bit capacity

⇒ It have the pipeline architecture

⇒ 8 bit and 16 bit Registers

AH	AL	A <sub>7</sub>
BH	BL	B <sub>7</sub>
CH	CL	C <sub>7</sub>
DH	DL	D <sub>7</sub>

8bit                            16bit

⇒ Data Bus capacity is 8 bit ⇒ capacity is

↓ Data bus


↓ 16 bit Address Bus

↓ 16 bit Data bus

↓ 32 bit Address bus

⇒ only one processing Unit i.e one ALU ⇒ It has two processing Units ie one ALU & another one is BIU processor  
one - Address calculation  
another - Arithmetic operation

## 8086 Processor Pin Diagram



$AD_0 - AD_{15} \rightarrow$  Combining Address and Data purpose  
it is used

- This pins are for both data & Address
- 16 pins it have

$A_0 - A_{19} \rightarrow$  Total 20 pins

→ Two pins for Ground. (1 & 20)


NMI → The processor has to Accept the Interrupt  
→ Non maskable Interrupt

INTR → Interrupt

### Addressing Mode:


- There are so many Addressing mode in 8086 processor
- How processor will Accept the data is Addressing mode (way of operating the operand).

### 1. Implicit Addressing mode.



Address of

In this only opcode part no operand field.



Ex: CMA (Complement Accumulator Register)  
 $AC \leftarrow AC + 1$

INCA (Increment Accumulator Register)

$AC \leftarrow AC + 1$

Here there is no operand mode only opcode mode is present



### 2. Immediate Addressing mode:

⇒ Assigning value to the memory.



Address point has Value

Ex: ADD 10.  $AC \leftarrow AC + 10$  (AC has value 10)


Mov R1, 15.  $R_1 \leftarrow 15$  (R1 has value 15)

⇒ operand Address field has Value / Data are called Immediate Addressing mode.

Ex: MUL 15.  $AC \leftarrow AC * 15$  SK

### 3. Direct Addressing Mode.


⇒ From memory location operand Access the Data.



Ex: ADD R1, [2004+1]

$R_1 \leftarrow R_1 + 2004$

## Indirect Addressing Mode



Ex: ADD [A1]


$$Ac \leftarrow Ac + [A1]$$

$$Ac \leftarrow Ac + 101.$$


⇒ pointer to the memory location.

→

## Register Direct Addressing mode / Register Addressing mode



Ex: MUL [R5] / R5




⇒ pointer to the memory location

## Element of Machine Instruction:

The Elements of Machines are.

- ⇒ operation code / opcode: specifies the operation to be performed.
- ⇒ source operand reference: It involves one or more source operands, i.e., that are input for the operation.
- ⇒ Result / Destination operand reference: It produces a result.
- ⇒ Next Instruction Reference: It tells the processor, where to fetch the next instruction, after completion of instruction.



Source and Result operands can be in one of four areas.

i) Main / Virtual memory


ii) Processor register

iii) Immediate I/P

iv) I/O Devices

## Instruction Representation

⇒ It is assumed that it is a 16-bit CPU.  
 4 bits are used to provide the operation code, so we may have  $16 (2^4 = 16)$  different sets of instructions.  
 These are two operands. To specify each operand 6 bits are used.



64 different operands for each operand.

OpCodes are represented by abbreviations called mnemonics, indicate the operations.

ADD → Add

SUB → Subtract

MUL → Multiply

DIV → Division

LOAD → Memory to CPU loads the data

STORE → CPU to memory to store data

## Instruction Types

The Instruction Set of CPU can be categorized

- i) Data processing → ALU Instructions.
- ii) Data storage → moving data b/w memory & CPU registers.
- iii) Data movement → I/O movements.
- iv) Control.

## Number of Address

⇒ It defines the no. of operand parts in an instruction.

⇒ It is either unary (one operand) or binary (two operand).

Four common Instruction/Address Formats are:

### i) Zero-Address Instruction




Here no operand part present so it is zero Address Instruction.

### ii) One-Address Instruction




Here only one operand part is present so, it is one-Address Instruction.

### iii) Two-Address Instruction



Here two operand parts are present.

### iv) Three-Address Instruction



Here three operand parts are present.

ADD

SUB

MUL

Div

These are for Arithmetic operations.

MOV — transfer type operation.

LOAD  
STORE

Transfer to and from memory & AC Registers.

$x = (A+B) * (C+D)$  Represent By Using Different Address Instruction.

Three Address Instruction is

ADD R<sub>1</sub>, A, B ;  $R_1 \leftarrow m[A] + m[B]$   
 ADD R<sub>2</sub>, C, D ;  $R_2 \leftarrow m[C] + m[D]$   
 MUL X, R<sub>1</sub> ;  $m[X] \leftarrow R_1 * R_2$

But we can't use Three-Address Instruction in 8086 micro-processor

Two Address Instruction is

MOV R<sub>1</sub>, A ;  $R_1 \leftarrow m[A]$   
 ADD R<sub>1</sub>, B ;  $R_1 \leftarrow R_1 + m[B]$   
 MOV R<sub>2</sub>, C ;  $R_2 \leftarrow m[C]$   
 ADD R<sub>2</sub>, D ;  $R_2 \leftarrow R_2 + m[D]$   
 MUL R<sub>1</sub>, R<sub>2</sub> ;  $R_1 \leftarrow R_1 * R_2$   
 MOV X, R<sub>1</sub> ;  $m[X] \leftarrow R_1$

One-Address Instruction is


LOAD A ; AC  $\leftarrow m[A]$   
 ADD B ; AC  $\leftarrow AC + m[B]$   
 STORE T ;  $m[T] \leftarrow AC$   
 LOAD C ; AC  $\leftarrow m[C]$   
 ADD D ; AC  $\leftarrow AC + m[D]$   
 MUL T ; AC  $\leftarrow AC * m[T]$   
 STORE X ;  $m[X] \leftarrow AC$

All operations are done between AC register & memory operand T is the Address

zero-Address Instruction is

PUSH A	TOS $\leftarrow A$	TOS $\rightarrow$ top of stack,
PUSH B	TOS $\leftarrow B$	
ADD	TOS $\leftarrow (A+B)$	
PUSH C	TOS $\leftarrow C$	
PUSH D	TOS $\leftarrow D$	
ADD	TOS $\leftarrow (C+D)$	
MUL	TOS $\leftarrow (C+D) * (A+B)$	
Pop X	$m[X] \leftarrow TOS$ .	

Instruction cycle / Element of machine Instruction



Instruction cycle State Diagram

Types of operations / Instruction types  
⇒ The number of different grades and their types  
widely from machine to machine.  
⇒ Some General types of operations are

1. Data Transfer
2. Arithmetic
3. Logical
4. Conversion
5. Input output (I/O)
6. System control
7. Transfer control

Data Transfer:

⇒ All the system having Data transfer, because it is Basic operation.

Commonly used Data Transfer operations are

Mov. — Transfer from Source — Destination

Store — CPU to memory

Load — Memory to CPU

Exchange — Swap the content from Source — Destination

Clear — Reset (0 to destination)

Set — 1 to Destination

Push — Source to top of stack

Pop — top of stack to Destination.

Arithmetic

Addition

Subtraction

Multiplication

Division

Negate — change sign of operand

Increment

Decrement

Logical

AND

OR

NOT

Exclusive OR

Test & set

Compare

Shift

Rotate

Conversion


Ex: Convert number from Decimal to Binary.

I/O


⇒ Transfer the Data to the specified Instruction

## Addressing Mode's continuation

### Relative Addressing Mode



### Base Index Addressing mode



Ex:  $MOV R_1, (R_1 + R_2)$  /  $mov R_1, R_2$

$\downarrow$	$\downarrow$	$\downarrow$	$\downarrow$
Base	Index	Base	Index
register value	register value	register value	register value

$$EA = 2000H + 20$$

S.I.  $\rightarrow$  DS

D.I.  $\rightarrow$  ES

Source Index (SI) store  
the Data segment

Destination Index (DI) store  
the Extra segment.

### Auto Increment & Auto Decrement Addressing mode

Ex:  $\&ADD R_1, [R_2]++$   
 $R_2 \leftarrow R_2 + 1$  then  
 $R_1 \leftarrow R_1 + R_2$   
 Increment

$ADD [R_1]--, R_2$   
 $R_1 \leftarrow R_1 - 1;$   
 Decrement

# Data Representations

Sign magnitude

1's complement

2's complement

Representation of signed numbers in 3 ways.

Sign Magnitude

<u>0</u>	<u>000</u>	+ 0
----------	------------	-----

Sign magnitude

<u>0</u>	<u>001</u>	+ 1
----------	------------	-----

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

.	.	.
---	---	---

## Fractional numbered representation

- i) Fixed point representation
- ii) Floating point representation

Ex: 532.125 Decimal point:

Before fraction  
After fraction.

for 10 bit

S	BF	AF
①	③	⑧

Converting to Binary Format.

$$\begin{array}{r} \text{BF} \\ \hline 2 | 532 \\ 2 | 266 - 0 \\ 2 | 133 - 0 \\ 2 | 66 - 1 \\ 2 | 33 - 0 \\ 2 | 16 - 1 \\ 2 | 8 - 0 \\ 2 | 4 - 0 \\ 2 | 2 - 0 \\ 1 \end{array}$$

$$\begin{array}{r} \text{AF} \\ \hline 2 | 125 \\ 2 | 62 - 1 \\ 2 | 31 - 0 \\ 2 | 15 - 1 \\ 2 | 7 - 1 \\ 2 | 3 - 1 \\ 1 \end{array}$$

$0.125 \times 2 = 0.250 - 0$   
 $0.250 \times 2 = 0.500 - 0$   
 $0.500 \times 2 = 1.000 - 1$

$$(532.125)_{10} = (1000010100.101111)_2$$

$$\begin{aligned} 0.125 \times 2 &= 0.250 - 0 \\ 0.250 \times 2 &= 0.500 - 0 \\ 0.500 \times 2 &= 1.000 - 1 \end{aligned}$$

$$(532.125)_{10} = (1000010100.001)_2$$

$$(101)_{10} \rightarrow (01100101)_2 \rightarrow (145)_8 \rightarrow (65)_{16}$$

## Floating Point Representation

IEEE 754 format.

Institute of Electrical and Electronic Engineering  
two way representation

i) Single precision Representation.

ii) Double precision "

⇒ In a 32-bit format for single precision

Divide into 3 types.

S	Exponent	Mantissa
1 bits	8 bits	23 bits

Sign bit  $\rightarrow$  0  $\rightarrow$  positive.

1  $\rightarrow$  Negative

Exponent  $\rightarrow$  Bias Exponent (only positive values)

Real mean (both +ve & -ve)

It is only Bias Exponent.

$$\text{Excess} = 2^{k-1} \quad (\because k = \text{Capacity of Exponent})$$

$$= 2^8 - 1$$

$$= 2^8 - 1 = 127$$

Now Biased Exponent = Actual Exponent / Real Exponent + Excess 127

Actual Exponent = Bias Exponent - Excess 127.

Here bias exponent is  $2^8 - 1 = 127$

Bias Exponent = 0 to 255.

After excluding LSB & MSB i.e. 0 and 255

i.e. Range is 1 to 254

To Real Exponent/Actual Exponent Range =  
 Bias Exponent - Excess 127  
 i.  $-1-127$  to  $254-127$   
 ii.  $= -126$  to  $+127$  Range of Real Exponent in single precision representation.  
 Actual Expo =  $-126$  to  $+127$

Procedure to represent Single Precision

1. Convert fractional into Binary
2. Normalize the Fractional number.
3. ie  $(-)^s \times (1.m) \times \text{Base}^e$
4. Here  $s$  = sign
5.  $m$  = mantissa
6.  $B$  = Base.
7. It is Real exponent
8. Bias exponent = Real exponent + Excess 127
9. In single precision (32 bit format) write number



Ex: 21.125

Binary format = 10101.001

$$\text{Real exponent} = 10101_4 \times 2^0$$

$$= 1.0101001 \times 2^{0+4}$$

$$= 1.0101001 \times 2^4$$

$$\text{Biased exponent} = 4+127 = 131$$

$$(131)_10 = (1000001)_2$$

0	10000011	010100100000000000000000
---	----------	--------------------------

IEEE754 Double precision representation

Procedure

- i> Fractional number convert into Binary format
- ii> Normalize the fractional number.
- iii>  $(-)^s \times (1.m) \times B^e$
- iv> Bias Exponent = Real Exponent + Excess 127
- v> In to double precision (64 bit format) write number.

S	E	Mantissa
1bit	nbit	52bit

Bias Exponent Range =  $0 \rightarrow 2^n - 1$

$$= 0 \rightarrow 2047$$

$$= 0 \rightarrow 2046$$

$$= 1 \rightarrow 2046$$

$$\text{Excess} = 2^{n-1} - 1$$

$$= 2^n - 1$$

$$= 1023$$

Real Exponent = Bias Exponent - Excess127

$$= 1 + 1023 - 1023$$

$$= 1 - 1023 + 1023$$

$$= -1022 \text{ to } 1023.$$

Ex: -21.125

Convert into Binary format:

$$\Rightarrow 10101.001 \times 2^0$$

$\Rightarrow 1.0101001 \times 2^4$  converted into normalization  
i.e. 1.M

Bias Exponent = ~~4+127~~  
 $= 4 + 1023 = 1027$

$$\begin{array}{r} 110000000011 \\ \hline 0352 \end{array}$$


$$\begin{array}{|c|c|c|} \hline & E & M \\ \hline 1 & 1000000011 & 0101001\dots \\ \hline \end{array}$$

Full-Adders & Half-Adders

Half-Adder — two bit Addition

Full-Adder — Three bit Addition

Two Half-Adders is equal to full Adder.



Ripple Carry Adder & Carry 100K ahead


Ripple carry adder

$C_0 \rightarrow C_1 \rightarrow C_2 \rightarrow \dots \rightarrow C_n$

$A_0 \ A_1 \ A_2 \ A_3 \ A_4 \ A_5 \ A_6 \ A_7 \ A_8 \ A_9 \ A_{10} \ A_{11} \ A_{12} \ A_{13} \ A_{14} \ A_{15} \ A_{16} \ A_{17} \ A_{18} \ A_{19} \ A_{20} \ A_{21} \ A_{22} \ A_{23} \ A_{24} \ A_{25} \ A_{26} \ A_{27} \ A_{28} \ A_{29} \ A_{30} \ A_{31} \ A_{32} \ A_{33} \ A_{34} \ A_{35} \ A_{36} \ A_{37} \ A_{38} \ A_{39} \ A_{40} \ A_{41} \ A_{42} \ A_{43} \ A_{44} \ A_{45} \ A_{46} \ A_{47} \ A_{48} \ A_{49} \ A_{50} \ A_{51} \ A_{52} \ A_{53} \ A_{54} \ A_{55} \ A_{56} \ A_{57} \ A_{58} \ A_{59} \ A_{60} \ A_{61} \ A_{62} \ A_{63} \ A_{64} \ A_{65} \ A_{66} \ A_{67} \ A_{68} \ A_{69} \ A_{70} \ A_{71} \ A_{72} \ A_{73} \ A_{74} \ A_{75} \ A_{76} \ A_{77} \ A_{78} \ A_{79} \ A_{80} \ A_{81} \ A_{82} \ A_{83} \ A_{84} \ A_{85} \ A_{86} \ A_{87} \ A_{88} \ A_{89} \ A_{90} \ A_{91} \ A_{92} \ A_{93} \ A_{94} \ A_{95} \ A_{96} \ A_{97} \ A_{98} \ A_{99} \ A_{100}$

$B_3 \ B_2 \ B_1 \ B_0$

$S_3 \ S_2 \ S_1 \ S_0$



Drawback: Each Full adder depends on the previous number ie carry

Carry look-ahead adder

$$G_i = a_i \cdot b_i \Rightarrow \text{Generator ie carry for HA}$$

$$P_i = a_i \oplus b_i \Rightarrow \text{Parity ie sum for HA}$$

Full Adder carry is

$$C_{i+1} = G_i + P_i C_i$$

$$i=0 \text{ then } C_1 = G_0 + P_0 C_0$$

$$\begin{aligned} i=1 \text{ then } C_2 &= G_1 + P_1 C_1 \\ &= G_1 + P_1 (G_0 + P_0 C_0) \\ C_2 &= G_1 + P_1 G_0 + P_1 P_0 C_0 \end{aligned}$$

$i=2 \Rightarrow$  then

$$C_2 = G_2 + P_2 C_2$$

$$= G_2 + P_2 C_2$$

$$= G_2 + P_2 (G_1 + P_1 G_0 + P_0 P_1 C_0)$$

$$C_2 = G_2 + P_2 G_1 + P_2 P_1 G_0 + P_0 P_1 P_2 C_0$$

$i=3 \Rightarrow$  then

$$C_4 = G_2 + P_2 C_2$$

$$= G_2 + P_2 (G_3 + P_2 G_1 + P_2 P_1 G_0 + P_0 P_1 P_2 C_0)$$

$$C_4 = G_3 + P_3 G_2 + P_2 P_2 G_1 + P_2 P_2 P_1 G_0 + P_0 P_1 P_2 P_3 C_0$$

Sign Magnitude Addition / subtraction operation.

Example of sign magnitude number is

4 bit

1 0 0 1

Sign magnitude

Magnitude Addition operation

$$(A) + (B) \rightarrow + (A+B)$$

$$(A) + (-B)$$

$$(-A) + (B)$$

$$(-A) + (-B) \rightarrow - (A+B)$$

$$(A) - (-B)$$

Magnitude Subtraction operation.

$$\underline{A > B} \quad \underline{A < B} \quad \underline{A=B}$$

$$+ (A-B) \quad - (B-A) \quad + (A-B)$$

$$-(A-B) \quad + (B-A) \quad + (A-B)$$


$$+ (A-B) \quad - (B-A) \quad + (A-B)$$

Hardware Implementation.

if  $M=0$  circuit is not activated

Sub case m is set to 1

$M=1$  in subtraction.  
 $M=0$  in addition



AS & BS Store the sign bits

Magnitudes are stored in A and B Register.

Subtraction operation  $\Rightarrow$

$$A - B = A + \bar{B} + 1$$

$$= A + 2^{\text{bit}} \text{ complement of } B$$

AVF flip-flop set to 1 only for addition operation if the result is more than capacity of the Register.

In subtraction no overflow occur so AVF set to 0.

E  $\Rightarrow$  carry out