

Unit-V: Memory

⇒ It is a storing device.

⇒ There are different types of memory and files which memory can store

memories are (Memory Hierarchy) Representation

i) Register

ii) Cache Memory

iii) Primary memory
(main memory)

iv) Secondary memory

Storage capacity
increase from
top - Bottom
(Increased order).

Register: Less storage capacity in terms of KB's.

Buffer → set of Register.


Types of Register AX, BX, CX, DX ... 16 bits

Extend Accumulate / Base Registers are

EAX, EBX, ECX ... 32 bit capacity

⇒ Storage capacity is in terms of Bytes.

Cache Memory's



⇒ To Access Data it take more time than Register

⇒ Storage capacity increases from top - Bottom

⇒ time increase from top - Bottom

⇒ For Designing this memory we use SRAM (static Random memory)

⇒ Recently used Data is Available in cache memory.

⇒ Loop Instructions / Recently Used functions are

Stored in cache memory.

- ⇒ Recently used information stored in cache memory.
- ⇒ Remove blocks from cache memory, if cache memory is empty by using Replacement Algorithm.


⇒ Mapping Techniques - How it is linked to the Primary memory

⇒ There are 3 mapping Techniques.

Primary memory: Capacity is more than cache memory.

- ⇒ Storage capacity increase then time access also increases
- ⇒ cache memory part of primary memory

⇒ Primary memory 2 types






ROM: Processor can Access only but can't write in ROM.

⇒ Non-Volatile Nature (can't be removed).

RAM: Processor can Access data from Any location.

⇒ Access in sequence of manner.



Total capacity: 2^{14} Bytes


SRAM

- ⇒ used for cache memory Designing
- ⇒ Data can't be erased After few milli second.
- ⇒ Available for long period

DRAM

- ⇒ Used for Designing primary memory
- ⇒ Data can be erased easily After few milli second
- ⇒ Data can't be Available for long period of time

ROM chip




Total capacity: $2^9 \times 8$

⇒ only Read but can't write in ROM.

CS - chip selection line

Secondary Memory: Storage capacity is large
 time Access increases to Access Data
 \Rightarrow Storage in terms of tera byte. (2^{40} bytes)



Locality of reference: In some of the memory block
 some of the Instructions are repeated
 like (loop Block).



Write Through method: Both memory (cache & main)
 clock is updated for executing those
 Instruction, processor refer write through
 method

Dirty (or) modified bit: Before main memory
 has tag bits are modified


Mapping Techniques

Three different mapping Techniques

- I) Direct mapping Techniques
- II) Associative mapping Techniques
- III) Set Associative mapping Techniques

Direct Mapping Techniques

Inside cache memory - 128 Blocks present
 Cache (16 words)



\Rightarrow Each Block size = 16 words.

\Rightarrow cache Block & main memory
 Block equal size


\therefore main memory size is

$$\frac{64K}{16} = 4K$$

$$= 4 \times 1024$$

$$= 4096$$

main memory
 64K words




J modulo 128
 \rightarrow cache memory Block
 \rightarrow main memory Block No.

\Rightarrow To identify m.m Block mapped with
 how main cache memory is


$$\frac{2^{12}}{2^9} = 2^5 = 32 \text{ bits}$$

Direct Mapping

Cache memory
64 bits



Primary memory



TAG: How many primary memory block map with each cache memory block

$$= \frac{\text{Primary}}{\text{cache}} = \frac{24}{2^2} = 2^2 = 4 \text{ Block map to each cache memory}$$

1. $J \bmod 4$ (up) no. of blocks in cache memory.

↓
memory block
Block no

TAG values

3rd cache memory have


J	3, 7, 11, 15	Block of memory
00	3	
01	7	
10	11	
11	15	

TAG	Memory
00	0
01	4
10	8
11	12

Drawback

Associate Mapping

To overcome Drawback of Direct memory, Associative Block is used



→ Has more flexibility


0 memory block map with all cache memory block
Similarly All blocks are mapped with Every cache memory block

Draw Back

To Identify a Block it take more time
i.e. Searching Block

Size of primary memory



$$\text{Size} = 16 \times 16 = 256$$



Set Associative Mapping

Associative + Direct memory

cache memory




$$\text{Total no. of sets} = 32 = \frac{4096}{128}$$

$$\text{No. of Blocks in Each set} = \frac{\text{Total cache Block}}{\text{Total size}} = \frac{128}{32} = \frac{2^7}{2^5} = 2^2 = 4$$

$$\begin{aligned} \text{Size of the main memory} &= 4096 \times 16 \text{ words} \\ &= 64 \text{ K words} \\ &= 2^{16} \end{aligned}$$

$$\text{TAG} = \frac{4096}{32} = \frac{2^{12}}{2^5} = 2^7$$



Identifying

$m \text{ modulo } s$
 \downarrow
 $m.m$
 Block no

\downarrow
 Total no. of sets

$$\text{Ex: } 256 \text{ mod } 32 = 0$$

which is mapped to Set 0

Set 0 mapped with $\rightarrow 0, 32, 64, 96, 128, 160, 192, \dots$

Total 128 Blocks mapped with set 0

Searching time is reduced compared to Associative mapping.

Replacement Algorithms

miss: Required word is not found in cache memory Block.

→ If not found then the processor load from main memory to cache memory.

Hit: If required word is found then we call it as hit

If it is available then processor load from cache memory.

Ex:

1 2 1 2 3 4 2 1
miss miss hit hit miss miss hit hit

5 3
miss hit

Replacement is done in the form of (FIFO)

i.e. $1 \rightarrow 5$.

Cache memory

5
2
3
4

→ calculating miss ratio: $\frac{\text{no. of miss}}{\text{Total no. of references}} = \frac{5}{10} = 0.5 = 50\%$

→ calculating hit ratio: $\frac{\text{no. of hits}}{\text{Total no. of references}} = \frac{5}{10} = 0.5 = 50\%$

LRU: least recently used Algorithm.
least recently used Blocks.

Compare two three the previous one is older.

Ex:

1 2 1 2 (3) 4 2 1
older one
recently used

5
↑

MRU Most Recently Used

Cache memory

1
2
5