

Memory

hash



Load Vector (LdVct)

Store Vector (StVct)


Stamp Vector (StampVct)

Sync Vectors (SyncR, SyncW)

0 1 S-1

$\text{elt} : \{\text{addr}, \text{val}, \text{stamp}\}$

ShBuff



0

P-1

0 1 . . . W-1

$P = \text{num processors}$

$W = \text{max nr of writes per iteration}$

$S = \text{cardinal}(\text{hash})$