

| Instruction (latency) | Dispatch | Issue | Register fetch | Exec start | Exec complete | CDB | Retire (T1) | Retire (T2) |
|-----------------------|----------|-------|----------------|------------|---------------|-----|-------------|-------------|
| X1(2)                 | 1(1)     | 2     | 3              | 4          | 5             | 6   | 7           |             |
| Y1(2)                 | 1(2)     | 2     | 3              | 4          | 5             | 6   |             | 7           |
| X2(2)                 | 2(3)     | 4     | 5              | 6          | 7             | 8   | 9           |             |
| Y2(3)                 | 2(4)     | 4     | 5              | 6          | 8             | 9   |             | 10          |
| X3(4)                 | 7(3)     | 8     | 9              | 10         | 13            | 14  | 15          |             |
| Y3(2)                 | 7(4)     | 8     | 9              | 10         | 11            | 12  |             | 13          |
| X4(2)                 | 10(3)    | 12    | 13             | 14         | 15            | 16  | 17          |             |
| Y4(2)                 | 10(4)    | 11    | 12             | 13         | 14            | 15  |             | 16          |
| X5(1,20)              | 15(2)    | 16    | 17             | 18*        | 37            | 38  | 39          |             |
| Y5(3)                 | 15(3)    | 16    | 17             | 18         | 20            | 21  |             | 22          |
| X6(1)                 | 17(2)    | 36    | 37             | 38         | 38            | 39  | 40          |             |
| Y6(1)                 | 17(3)    | 19    | 20             | 21         | 21            | 22  |             | 23          |