



### Machine Code Generation

Cosmin E. Oancea

Department of Computer Science (DIKU) University of Copenhagen

December 2012 Compiler Lecture Notes



### **Structure of a Compiler**

Program text



Symbol sequence



Syntax analysis



Syntax tree



Type Checking







Intermediate code generation

Binary machine code



<u></u>







Symbolic machine code



Machine code generation



Intermediate code



- Quick Look at MIPS
- 2 Intermediate vs Machine Code

- 3 Exploiting Complex Instructions
- 4 Machine-Code Generation in FASTO



# Symbolic Machine Language

A text-based representation of binary code:

- more readable than machine code,
- uses labels as destinations of jumps,
- allows constants as operands,
- translated to binary code by assembler and linker.



### Remember MIPS?

```
.data: the upcoming section is considered data,
```

.text: the upcoming section consists of instructions,

.global: the label following it is accessible from outside,

.asciiz "Hello": string with null terminator,

.space n: reserves n bytes of memory space,

.word w1, .., wn: reserves n words.

```
Mips Code Example: ra = 31, sp = 29, hp = 28 (heap pointer)
        .dat.a
                                     _stop_:
val: .word 10, -14, 30
                                             ori $2, $0, 10
 str: .asciiz "Hello!"
                                             syscall
 _heap_: .space 100000
                                     main:
                                             la $8, val
        .text
        .global main
                                             lw $9, 4($8) #?
                                             addi $9, $9, 4 #?
        la $28, _heap_
                                                  $9, 8($8) #...
        jal main
                                              SW
                                                            #jr $31
                                                  _stop_
```

### Remember MIPS?

```
.data: the upcoming section is considered data,
```

.text: the upcoming section consists of instructions,

.global: the label following it is accessible from outside,

.asciiz "Hello": string with null terminator,

.space n: reserves n bytes of memory space,

.word w1, .., wn: reserves n words.

```
Mips Code Example: ra = 31, sp = 29, hp = 28 (heap pointer)
        .dat.a
                                     _stop_:
val: .word 10, -14, 30
                                             ori $2, $0, 10
 str: .asciiz "Hello!"
                                             syscall
 _heap_: .space 100000
                                     main:
                                             la $8, val
        .text
        .global main
                                             lw $9, 4($8) #?
                                             addi $9, $9, 4 #?
        la $28, _heap_
                                                  $9, 8($8) #...
        jal main
                                              SW
                                                            #jr $31
                                                  _stop_
```

- 1 Quick Look at MIPS
- 2 Intermediate vs Machine Code

- 3 Exploiting Complex Instructions
- 4 Machine-Code Generation in FASTO



#### **Intermediate and Machine Code Differences**

- machine code has a limited number of registers,
- usually there is no equivalent to CALL, i.e., need to implement it,
- conditional jumps usually have only one destination,
- comparisons may be separated from the jumps,
- typically RISC instructions allow only small-constant operands.

The first two issues are solved in the next two lessons.



# **Two-Way Conditional Jumps**

branch if cond  $l_t$ 

IF c THEN  $I_t$  ELSE  $I_f$  can be translated to:

```
jump l_f

If l_t or l_f follow right after IF-THEN-ELSE, we can eliminate one jump:

IF c THEN l_t ELSE l_f

l_t:

...

l_f:
```

branch\_if\_not\_cond  $I_f$ 

can be translated to:



### **Comparisons**

In many architectures the comparisons are separated from the jumps: first evaluate the comparison, and place the result in a register that can be later read by a jump instruction.

- In MIPS both = and ≠ operators can jump (beq and bne), but < (slt) stores the result in a general register.</li>
- ARM and X86's arithmetic instructions set a flag to signal that the result is 0 or negative, or overflow, or carry, etc.
- PowerPC and Itanium have separate boolean registers.



#### **Constants**

Typically, machine instructions restrict *constants' size* to be smaller than one machine word:

- MIPS32 uses 16 bit constants. For *larger constants*, lui is used to load a 16-bit constant into the upper half of a 32-bit register.
- ARM allows 8-bit constants, which can be positioned at any (even-bit) position of a 32-bit word.

Code generator checks if the constant value fits the restricted size:

if it fits: it generates one machine instruction (constant operand);

otherwise: use an instruction that uses a register (instead of a ct) generate a sequence of instructions that load the constant value in that register.

Sometimes, the same is true for the jump label.

# **Demonstrating Constants**

What happens with negative constants?



- 1 Quick Look at MIPS
- 2 Intermediate vs Machine Code

- 3 Exploiting Complex Instructions
- 4 Machine-Code Generation in FASTO



# **Exploiting Complex Instructions**

Many architectures expose complex instructions that combine several operations (into one), e.g.,

- load/store instruction also involve address calculation,
- arithmetic instructions that scales one argument (by shifting),
- saving/restoring multiple registers to/from memory storage,
- conditional instructions (other besides jump).

In some cases: several  $\rm IL$  instructions  $\to$  one machine instruction. In other cases: one  $\rm IL$  instruction  $\to$  several machine instructions, e.g., conditional jumps.



## MIPS Example

The two intermediate-code instructions:

```
t2 := t1 + 116
t3 := M[t2]
```

can be combined into *one* MIPS instruction (?)

IFF  $t_2$  is not used anymore! Assume that we mark/know whenever a variable is used for the last time in the intermediate code.

This marking is accomplished by means of liveness analysis; we write:

```
t2 := t1 + 116

t3 := M[t2^{last}]
```



#### **Intermediate-Code Patterns**

- Need to map each IL instruct to one or many machine instructs.
- Take advantage of complex-machine instructions via patterns:
  - map a sequence of IL instructs to one or many machine instructs,
  - try to match first the longer pattern, i.e., the most profitable one.
- Variables marked with last in the IL pattern must be matched with variables that are used for the last time in the il code.
- The converse is not necessary:

t,  $r_s$  and  $r_t$  can match arbitrary IL variables, k can match any constant (big constants have already been eliminated).



# Patterns for MIPS (part 1)

$t:=r_s+k,$	lw	$r_t, k(r_s)$
$r_t := M[t^{last}]$		
$r_t := M[r_s]$	lw	$r_t$ , $0(r_s)$
$r_t := M[k]$	lw	$r_t, k(R0)$
$t:=r_s+k,$	SW	$r_t, k(r_s)$
$M[t^{last}] := r_t$		
$M[r_s] := r_t$	SW	$r_t$ , $0(r_s)$
$M[k] := r_t$	SW	$r_t, k(R0)$
$r_d := r_s + r_t$	add	$r_d$ , $r_s$ , $r_t$
$r_d := r_t$	add	$r_d$ , RO, $r_t$
$r_d := r_s + k$	addi	$r_d$ , $r_s$ , $k$
$r_d := k$	addi	r <sub>d</sub> , RO, k
GOTO label	j	label

Must cover all possible sequences of intermediate-code instructions.



# Patterns for MIPS (part 2)

IF $r_s = r_t$ THEN $label_t$ ELSE $label_f$ ,		beq	r <sub>s</sub> , r <sub>t</sub> , label <sub>t</sub>
LABEL label <sub>f</sub>	label <sub>f</sub> :		
IF $r_s = r_t$ THEN $label_t$ ELSE $label_f$ ,		bne	r <sub>s</sub> , r <sub>t</sub> , label <sub>f</sub>
LABEL label <sub>t</sub>	label <sub>t</sub> :		
IF $r_s = r_t$ THEN $label_t$ ELSE $label_f$		beq j	r <sub>s</sub> , r <sub>t</sub> , label <sub>t</sub> label <sub>f</sub>
IF $r_s < r_t$ THEN label <sub>t</sub> ELSE label <sub>f</sub> ,		slt	$r_d$ , $r_s$ , $r_t$
LABEL label <sub>f</sub>		bne	$r_d$ , R0, $label_t$
	label <sub>f</sub> :		
IF $r_s < r_t$ THEN $label_t$ ELSE $label_f$ ,		slt	$r_d$ , $r_s$ , $r_t$
LABEL label <sub>t</sub>		beq	r <sub>d</sub> , R0, label <sub>f</sub>
	label <sub>t</sub> :		
IF $r_s < r_t$ THEN $label_t$ ELSE $label_f$		slt	$r_d$ , $r_s$ , $r_t$
		bne	r <sub>d</sub> , R0, label <sub>t</sub>
		j	label <sub>f</sub>
LABEL label	label:		



# **Compiling Code Sequences: Example**

```
a := a + b^{last}
d := c + 8
M[d^{last}] := a
IF a = c THEN label_1 ELSE label_2
LABEL label_2
```



## **Compiling Code Sequences**

#### Example:

#### Two approaches:

Greedy Alg: Find the first/longest pattern matching a prefix of the  ${\tt IL}$  code + translate it. Repeat on the rest of the code.

Dynamic Prg: Assign to each machine instruction a cost and find the matching that minimize the global / total cost.

#### **Two-Address Instructions**

Some processors, e.g., X86, store the instruction's result in one of the operand registers. Handled by placing one argument in the result register and then carrying out the operation:

$r_t := r_s$	mov	$r_t, r_s$
$r_t := r_t + r_s$	add	$r_t, r_s$
$r_d := r_s + r_t$	move	$r_d, r_s$
	add	$r_d, r_t$

Register allocation can remove the extra move.



### **Optimizations**

Can be performed at different levels:

Abstract Syntax Tree: high-level optimization: specialization, inlining, map-reduce, etc.

Intermediate Code: machine-independent optimizations, such as redundancy elimination, or index-out-of-bounds checks.

Machine Code: machine-specific, low-level optimizations such as instruction scheduling and pre-fetching.

Optimizations at the intermediate-code level can be shared between different languages and architectures.

We talk more about optimizations next lecture and in the New Year!





- 1 Quick Look at MIPS
- 2 Intermediate vs Machine Code


- 3 Exploiting Complex Instructions
- 4 Machine-Code Generation in FASTO



### Fasto Arrays







Let us translate let a2 = map(f, a1), where a1,a2 : [int] and  $R_{a1}$  holds a1,  $R_{a2}$  holds a2,  $R_{HP}$  is the heap pointer.



# **Example:** Translation of let a2 = map(f, a1)

```
R_{a1} holds a1, R_{a2} holds a2, R_{HP} is the heap pointer, a1, a2:
                                                                                     [int]
                                lw R_{len}, O(R_{a1})
                                                           loop<sub>beg</sub>:
                                move R_{a2} , R_{HP}
                                                                     sub
                                                                              R_{tmp}, R_i, R_{len}
len = length(a1)
                                sll R_{tmp}, R_{len}, 2
                                                                              R_{tmp}, loopend
                                                                     bgez
    = malloc(len*4)
                                addi R_{tmp}, R_{tmp}, 8
                                                                     ٦w
                                                                              R_{tmp}, O(R_{it1})
i = 0
                                                                     addi
                                                                              R_{it1}, R_{it1}, 4
                                add R_{HP}, R_{HP}, R_{tmp}
while(i < len) {
                                sw R_{len}, O(R_{a2})
                                                                     R_{tmp} = CALL f(R_{tmp})
    tmp = f(a1[i]);
                                addi R_{tmp}, R_{a2}, 8
                                                                              R_{tmp}, O(R_{it2})
                                                                     SW
    a2[i] = tmp;
                                sw R_{tmp}, 4(R_{a2})
                                                                              R_{it2}, R_{it2}, 4
                                                                     addi
                                lw R_{it1}, 4(R_{a1})
                                                                              R_i, R_i, 1
                                                                     addi
                                1w R_{it2}, 4(R_{a2})
                                                                              loop<sub>beg</sub>
                                move R_i , $0
                                                           loopend:
```

#### Compiler.sml:

dynalloc generates code to allocate an array,

ApplyRegs generates code to call a function on a list of arguments (registers).