



Project Related Discussion

Cosmin E. Oancea

Department of Computer Science (DIKU) University of Copenhagen

October 2017 PMPH Project Slides



- Code Structure
- CPU parallelization
- Code Transformations
 - Reasoning About Parallelism: Privatization & Array Expansion
 - Creating CUDA Kernels via Loop Distribution
 - Various Optimizations, e.g., Coalesced Memory
- Project Code: A Bit More Complex Due to a Seq Loop



Datasets

- Small: OUTER=16, NUM_X=32, NUM_Y=256, NUM_T=90
- Medium: OUTER=32, NUM_X=47, NUM_Y=181, NUM_T=93
- Large: OUTER=128, NUM_X=256, NUM_Y=256, NUM_T=128

Target primarily the *large* dataset, in which the map-like parallel dimensions (OUTER and (NUM_X or NUM_Y)) offer enough parallelism to fully utilize the hardware.

As time permits, have a go to parallelizing all three parallel dimensions, i.e., TRIDAG can be re-written based on segmented scans. The target for this is the *small* dataset, which, otherwise, does not has enough parallelism to fully utilize the hardware.

Make sure to optimize global-memory accesses such that they are either *coalesced*, or efficiently cached (if applicable). This is paramount for achieving good performance!



Code Structure

```
Code Entry Point
                                                value( ... ) {
                                         REAL
                                           initGrid(s0,alpha,nu,t,
                                                    numX.numY.numT.
                                                    globs);
     run_OrigCPU(...) {
void
                                           initOperator(globs.mvX,
  REAL strike;
                                                        globs.myDxx);
  PrivGlobs globs(numX,numY,numT);
                                           initOperator(globs.myY,
  for(int i=0; i<outer; ++ i) {</pre>
                                                        globs.myDyy);
    strike = 0.001*i:
                                           setPayoff(strike, globs);
    res[i] = value( globs, s0, strike, t,
                                           for(int i=numT-2;i>=0;--i){
                    alpha, nu, beta,
                                             updateParams(i,alpha,beta,
                    numX, numY, numT);
                                                          nu,globs);
                                             rollback(i, globs);
                                           return globs.myResult[globs.myXindex]
                                                                 [globs.myYindex]
```

Loop Nests

```
Loop Nests
```

```
rollback( ... ) {
  vector<vector<REAL> > u(numY, vector<REAL>(numX)); // [numY] [numX]
  vector<vector<REAL> > v(numX, vector<REAL>(numY)); // [numX] [numY]
  vector<REAL> a(numZ), b(numZ), c(numZ), y(numZ); // [max(numX,numY)]
  vector<REAL> yv(numZ); // temporary used in tridag // [max(numX,numY)]
  for(i=0;i<numX;i++) {</pre>
    for(j=0;j<numY;j++) {</pre>
      u[j][i] = dtInv*globs.myResult[i][j];
  } } ......
  // implicit y
  for(i=0;i<numX;i++) {</pre>
    for(j=0;j<numY;j++) { // here a, b, c should have size [numY]</pre>
      a[i] =
                              - 0.5*(0.5*globs.myVarY[i][j]*globs.myDyy[j][0]);
      b[j] = dtInv - 0.5*(0.5*globs.myVarY[i][j]*globs.myDyy[j][1]);
      c[i] =
                              - 0.5*(0.5*globs.myVarY[i][j]*globs.myDyy[j][2]);
    for(j=0;j<numY;j++)</pre>
     y[j] = dtInv*u[j][i] - 0.5*v[i][j];
    // here yy should have size [numY]
    tridag(a,b,c,y,numY,globs.myResult[i],yy);
                                                        C. Oancea: Project Oct 2017
```

How To Parallelize

- summarize accesses inter-procedurally. For each loop what does it write and what does it read?
- Within each loop: are all reads covered by writes executed within the same iteration? If so then privatization solves those dependencies!
- For CUDA: do array expansion instead of privatization.
- Decide for each loop whether it can or cannot be parallelize.
- Use loop distribution to create perfect nests, which will become later your CUDA kernels.
- Use loop interchange and/or matrix transposition to obtain coalesced access to global memory.



- 1 Code Structure
- 2 CPU parallelization
- Code Transformations
 - Reasoning About Parallelism: Privatization & Array Expansion
 - Creating CUDA Kernels via Loop Distribution
 - Various Optimizations, e.g., Coalesced Memory
- Project Code: A Bit More Complex Due to a Seq Loop



CPU Parallelization

In function run_OrigCPU move the declaration of strike and globs inside the loop, and parallelize the loop via an OPENMP pragma:

Explain why this is safe in the report!

(For example if you do NOT move the declarations inside the loop and still parallelize the loop, the execution will NOT validate).



- Code Structure
- 2 CPU parallelization
- Code Transformations
 - Reasoning About Parallelism: Privatization & Array Expansion
 - Creating CUDA Kernels via Loop Distribution
 - Various Optimizations, e.g., Coalesced Memory
- Project Code: A Bit More Complex Due to a Seq Loop



Reasoning About Parallelism: Privatization

Parallelizing the Outermost Loop Via Privatization

```
float A[N];
                                            for(int i=0;i<M;i++){ //par
for(int i=0;i<M;i++){ //seq
                                              float A[N];
  for(int j=0; j<N; j++) {
                                              for(int j=0;j<N;j++){
    A[j] = \dots
                                                A[j] = \dots
  for(int j=0; j<N; j++){
                                              for(int j=0;j<N;j++){
    \dots = A[j]
                                                 \dots = A[j]
```

- The outermost loop of index i is NOT parallel as it is, because all its iterations write and read all indices of array A.
- However, the iteration reads (is covered by) what was written in the same iteration, a.k.a., array A can be privatized.
- Privatization can be achieved by moving the declaration of a inside the outermost loop (each iteration works with its own private version of A).

Array Expansion

Semantically Equivalent: Privatized vs Expanded A

- In CUDA it is preferable that all memory is allocated before the kernel starts, hence making array A local would not work.
- Instead, expand array A with an extra (outermost) dimension, whose size is the count of the outermost loop.
- Now iteration i has exclusive access, i.e., writes to and reads from, row i of expanded array A.
- The two versions of code below are semantically equivalently

- Code Structure
- CPU parallelization
- Code Transformations
 - Reasoning About Parallelism: Privatization & Array Expansion
 - Creating CUDA Kernels via Loop Distribution
 - Various Optimizations, e.g., Coalesced Memory
- Project Code: A Bit More Complex Due to a Seq Loop



Create CUDA Kernels via Loop Distribution

- Theorem: A parallel loop can be distributed across its statements (guaranteed that its dependency graph does not have cycles).
- CUDA kernels are obtained by distributing the outer loop around the inner loops (in order to improve the degree of parallelism).

```
Degree of parallelism M
                                VS.
                                         Degree of parallelism: M*N
                                            float A[M, N];
float A[M, N];
                                            for(int i=0;i<M;i++){ //par
                                              for(int j=0; j<N; j++){ //par}
for(int i=0;i<M;i++){ //par</pre>
  for(int j=0; j<N; j++){
                                                A[i,j] = ...; // 2D CUDA kernel
    A[i,j] = \dots
                                            for(int i=0;i<M;i++){ //par</pre>
  for(int j=0; j<N; j++) {
    \dots = A[i,j]
                                            for(int i=0;i<M;i++){ //par
                                              for(int j=0; j<N; j++){ //par
                                                \dots = A[i,j]; // 2D CUDA Kernel
                                            } }
```

Inline Simple Expression vs Array Expansion

- Loop distribution requires array expansion of the local variables.
- If the local variable is a simple scalar expression it is better to inline that expression rather than creating an array for it.
- Use your better judgment when to distribute and when to inline, i.e., do not create too many arrays (tradeoff between redundant computation AND extra memory & global accesses)

```
Inline Scalar Variables
                               Rather Than
                                                   Array Expansion
float A[M, N];
                                      // Systematic distribution will create
for(int i=0;i<M;i++){ //par
                                      // Many Arrays, and Many access to Global
 int tmp = i*i;
                                      // Memory. (It might be cheaper to do some
 for(int j=0; j<N; j++){
                                      // ← redundant computation instead).
    A[i,j] = \dots * tmp;
                                      float tmps[M]:
                                      float A[M, N];
       inline scalar exp \downarrow
                                      for(int i=0;i<M;i++) //par</pre>
float A[M, N];
                                        tmps[i] = (float)(i*i);
for(int i=0;i<M;i++) //par
                                      for(int i=0;i<M;i++) //par</pre>
 for(int j=0; j<N; j++){//par}
                                        for(int j=0; j<N; j++){//par
    A[i,j] = \dots * ((float)i*i);
                                          A[i,j] = \dots * tmps[i];
                                                        C. Oancea: Proiect Oct 2017
```

- Code Structure
- 2 CPU parallelization
- Code Transformations
 - Reasoning About Parallelism: Privatization & Array Expansion
 - Creating CUDA Kernels via Loop Distribution
 - Various Optimizations, e.g., Coalesced Memory
- Project Code: A Bit More Complex Due to a Seq Loop



Optimising CUDA Kernel (Memory Coalescing)

- After creating the CUDA Kernels, one might also want to optimise them, for example
- Coalesced Access to global memory may be obtained via loop interchange or (segmented) matrix transposition.

Coalesced Access via Loop Interchange or Matrix Transposition

```
float A[M, N];
                                        // Fixing uncoalesced accesses via
for(int j=0; j<N; j++){ //par
                                        // matrix transposition
 for(int i=0;i<M;i++){ //par
                                        float Atr[N, M];
    A[i,j] = \dots // \text{ uncoalesced access}
                                        for(int j=0;j<N;j++){ //par</pre>
for(int i=0;i<M;i++){ //par
                                            Atr[j,i] = ... // coalesced
for(int i=0;i<M;i++){ //par
 for(int j=0; j<N; j++){ //par
                                        float A[M,N];
    A[i,j] = ... // coalesced access
                                        A=transpose(Atr); //Atr[j,i] ≡A[i,j]
} }
```

Note that applying loop interchange may make some uncoalesced accesses coalesced, but it might also make other (originally) coalesced accesses uncoalesced. In those cases use TRANSPOSITION.

You May Need Segmented Transpose

- Project uses three dimensional arrays, i.e., an array of matrices, and requires transposing each matrix (the two inermost dims).
- Nothing to be afraid of this corresponds to a three dimensional CUDA kernel in which you write the matrix-transposition code for the innermost two dimensions. Pseudocode below:

Segmented Transposition: Sequential and CUDA Kernel

```
__global__ void sgmMatTranspose( float* A,
                                       float* trA, int rowsA, int colsA) {
                                   __shared__ float tile[T][T+1];
                                   int gidz=blockIdx.z*blockDim.z*threadIdx.z;
                                   A+=gidz*rowsA*colsA; Atr+=gidz*rowsA*colsA;
float A[O, M, N];
                                   // follows code for matrix transp in x & y
for(int k=0;k<0;k++){ //par
                                   int tidx = threadIdx.x, tidy = threadIdx.y;
 for(int i=0;i<M;i++){ //par</pre>
                                   int j=blockIdx.x*T+tidx,i=blockIdx.y*T+tidy;
   for(int j=0; j<N; j++){ //par
                                   if( j < colsA && i < rowsA )
      Atr[k,j,i] = A[k,i,j];
                                     tile[tidy][tidx] = A[i*colsA+j];
                                   __syncthreads();
                                   i=blockIdx.y*T+tidx; j=blockIdx.x*T+tidy;
                                   if( j < colsA && i < rowsA )</pre>
                                     trA[j*rowsA+i] = tile[tidx][tidy];017
```

- Code Structure
- 2 CPU parallelization
- Code Transformations
 - Reasoning About Parallelism: Privatization & Array Expansion
 - Creating CUDA Kernels via Loop Distribution
 - Various Optimizations, e.g., Coalesced Memory
- Project Code: A Bit More Complex Due to a Seq Loop



Sequential Loop in Between Parallel Loops

- Loop of index t is sequential because it reads the array myResult[k,0:M-1,0:N-1] produced by previous iteration t-1!
- Distribute the outermost loop across the two loop nests, then interchange to get loop of index t in the outermost position:

Code after Array Expansion float myResult[Outer, M, N]; for(int k=0;j<Outer;k++){ //par</pre> for(int i=0; i<M; i++) //par</pre> for(int j=0; j<N; j++) //par</pre> myResult[k,i,j] = ...; for(int t=0;tT;t++){ //seq for(int i=0; i<M; i++) //par</pre> for(int j=0; j<N; j++) //par</pre> $\dots = \dots myResult[k,i,j] \dots;$ for(int i=0; i<M; i++) //par</pre> for(int j=0; j<N; j++) //par</pre> myResult[k,i,j] = ...;

Get Seq Loop Outside

```
float myResult[Outer, M, N];
for(int k=0;j<Outer;k++){ //par</pre>
  for(int i=0; i<M; i++) //par</pre>
    for(int j=0; j<N; j++) //par</pre>
      myResult[k,i,j] = ...;
for(int t=0;tT;t++){ //seq
  for(int k=0;j<Outer;k++){ //par</pre>
    for(int i=0; i<M; i++) //par</pre>
      for(int j=0; j<N; j++) //par
         \dots = \dots myResult[k,i,j] \dots
    for(int i=0; i<M; i++) //par</pre>
      for(int j=0; j<N; j++) //par
        myResult[k,i,j] = ...;
Oct 2017
```

Sequential Loop in Between Parallel Loops

• Finally, distribute again loop k against the two inner loop nests to create CUDA kernels! Then optimize coalescing, etc.!

After Distrib Kernels 2 & 3 are called inside a Sequential Loop

```
float myResult[Outer, M, N];
float myResult[Outer, M, N];
                                           for(int k=0;j<Outer;k++){ //Kernel1</pre>
for(int k=0;j<Outer;k++){ //par</pre>
                                             for(int i=0; i<M; i++) //Kernel1</pre>
  for(int i=0; i<M; i++) //par
                                                for(int j=0; j<N; j++) //Kernel1</pre>
    for(int j=0; j<N; j++) //par
                                                  myResult[k,i,j] = ...;
      myResult[k,i,j] = ...;
                                           for(int t=0;tT;t++){ //seq
for(int t=0;tT;t++){ //seq
                                              for(int k=0;j<Outer;k++){ //Kernel2</pre>
  for(int k=0;j<Outer;k++){ //par</pre>
                                                for(int i=0; i<M; i++) //Kernel2</pre>
    for(int i=0; i<M; i++) //par</pre>
                                                  for(int j=0; j<N; j++)//Kernel2
      for(int j=0; j<N; j++) //par</pre>
                                                    ... = ... myResult[k,i,j] ...
         \dots = \dots myResult[k,i,j] \dots;
    for(int i=0; i<M; i++) //par</pre>
                                             for(int k=0;j<Outer;k++){ //Kernel3</pre>
      for(int j=0; j<N; j++) //par</pre>
                                                for(int i=0; i<M; i++) //Kernel3</pre>
        myResult[k,i,j] = ...;
                                                  for(int j=0; j<N; j++)//Kernel3</pre>
                                                    myResult[k,i,j] = ...;
                                                          C. Oancea: Project Oct 2017 20 20
```