Memory Management

Binding of Instructions and Data to Memory

Address binding of instructions and data to memory addresses can happen at three different stages

- Compile time: If memory location known a priori, absolute code can be generated; must recompile code if starting location changes
 Load time: Must generate relocatable code if memory location is not known at compile
- Execution time: Binding delayed until run time if the process can be moved during its
 execution from one memory segment to another. Need hardware support for address
 maps (e.g., base and limit registers).

1

Memory Management

- □ Background
- □ Swapping
- □ Contiguous Allocation
- □ Paging
- □ Segmentation
- □ Segmentation with Paging

2

Background

- $\ensuremath{\square}$ Program must be brought into memory and placed within a process for it to be run
- ☐ Input queue collection of processes on the disk that are waiting to be brought into memory to run the program
- □ User programs go through several steps before being run

4

Logical vs. Physical Address Space

The concept of a logical address space that is bound to a separate physical address space is central to proper memory management

Logical address – generated by the CPU; also referred to as virtual address Physical address – address seen by the memory unit


Dogical and physical addresses are the same in compile-time and load-time address-binding schemes; logical (virtual) and physical addresses differ in execution-time address-binding scheme.

5

Memory-Management Unit (мми)

- Hardware device that maps virtual to physical address
- In MMU scheme, the value in the relocation register is added to every address generated by a user process at the time it is sent to memory
- $\hfill\square$ The user program deals with $\it logical$ addresses; it never sees the $\it real$ physical addresses

3 6



Swapping

A process can be swapped temporarily out of memory to a backing store, and then brought back into memory for continued execution

Backing store – fast disk large enough to accommodate copies of all memory images for all users; must provide direct access to these memory images


Roll out, roll in – swapping variant used for priority-based scheduling algorithms; lower-priority process is swapped out so higher-priority process can be loaded and executed

Major part of swap time is transfer time; total transfer time is directly proportional to the amount of memory swapped

Modified versions of swapping are found on many systems (i.e., UNIX, Linux, and Windows)

7 10

Routine is not loaded until it is called Better memory-space utilization; unused routine is never loaded Useful when large amounts of code are needed to handle infrequently occurring cases No special support from the operating system is required implemented through program design




8


Dynamic Linking Linking postponed until execution time Small piece of code, stub, used to locate the appropriate memory-resident library routine Stub replaces itself with the address of the routine, and executes the routine Operating system needed to check if routine is in processes' memory address Dynamic linking is particularly useful for libraries

Contiguous Allocation


Main memory usually into two partitions:
Resident operating system, usually held in low memory with interrupt vector
User processes then held in high memory


Single-partition allocation
Relocation-register scheme used to protect user processes from each other, and from changing operating-system code and data
Relocation register contains value of smallest physical address; limit register contains range of logical addresses – each logical address must be less than the limit register





13 16





14 17

Contiguous Allocation (Cont.)

Multiple-partition allocation

Hole – block of available memory; holes of various size are scattered throughout memory
When a process arrives, it is allocated memory from a hole large enough to accommodate it
Operating system maintains information about:
a) allocated partitions
b) free partitions (hole)

OS

process 5

process 5

process 6

process 6

process 9

process 9

process 9

process 9

process 10

process 2

Paging

Logical address space of a process can be noncontiguous; process is allocated physical memory whenever the latter is available

Divide physical memory into fixed-sized blocks called **frames** (size is power of 2, between 5/2 bytes and 8/92 bytes)

Divide logical memory into blocks of same size called **pages**.

Keep track of all free frames

To run a program of size *n* pages, need to find *n* free frames and load program

Set up a page table to translate logical to physical addresses

Internal fragmentation


15 18

Address Translation Scheme


Address generated by CPU is divided into:


Page number (p) — used as an index into a page table which contains base address of each page in physical memory

Page offset (d) — combined with base address to define the physical memory address that is sent to the memory unit



19 22





20

Implementation of Page Table

Page table is kept in main memory
Page-table base register (PTBR) points to the page table
Page-table length register (PRLR) indicates size of the page table
In this scheme every data/instruction access requires two memory accesses. One for the page table and one for the data/instruction.
The two memory access problem can be solved by the use of a special fast-lookup hardware cache called associative memory or translation look-aside buffers (TLBs)

Associative Memory

Associative memory – parallel search

Page # Frame #

Address translation (A', A'')

If A' is in associative register, get frame # out

Otherwise get frame # from page table in memory

Memory Protection


Memory Protection bit with each frame


Valid-invalid bit attached to each entry in the page table:

valid' indicates that the associated page is in the process' logical address space, and is thus a legal page

"invalid' indicates that the page is not in the process' logical address space

25 28





26 29

Effective Access Time


Associative Lookup = ϵ time unit
Assume memory cycle time is 1 microsecond
Hit ratio – percentage of times that a page number is found in the associative registers; ration related to number of associative registers
Hit ratio = α Effective Access Time (EAT)

EAT = $(1 + \epsilon) \alpha + (2 + \epsilon)(1 - \alpha)$ = $2 + \epsilon - \alpha$

Page Table Structure

Hierarchical Paging
Hashed Page Tables
Inverted Page Tables

Hierarchical Page Tables $\hfill \square$ Break up the logical address space into multiple page tables ☐ A simple technique is a two-level page table 31





34

Two-Level Paging Example □ A logical address (on 32-bit machine with 4K page size) is divided into: A logical address (or 32-bit machine with 4k page size) is divided into: a page number consisting of 20 bits a page offset consisting of 12 bits Since the page table is paged, the page number is further divided into: a 10-bit page number a 10-bit page offset Thus, a logical address is as follows: page number p_i p₂ d 12 ${}_{1}{\rm U} \qquad {}_{1}{\rm U}$ where p_i is an index into the outer page table, and p_z is the displacement within the page of the outer page table


Inverted Page Table □ One entry for each real page of memory Entry consists of the virtual address of the page stored in that real memory location, with information about the process that owns that page Decreases memory needed to store each page table, but increases time needed to search the table when a page reference occurs □ Use hash table to limit the search to one — or at most a few — page-table entries


32 35







33 36





37 40





38 41

| Memory-management scheme that supports user view of memory | A program is a collection of segments. A segment is a logical unit such as: main program, procedure, function, method, object, local variables, global variables, common block, stack, symbol table, arrays


39 42

Segmentation Architecture (Cont.)

Relocation.
dynamic
by segment table


Sharing.
shared segments
same segment number

Allocation.
first fit/best fit
external fragmentation




43 46

| Protection. With each entry in segment table associate: validation bit = 0 ⇒ illegal segment read/write/execute privileges | Protection bits associated with segments; code sharing occurs at segment level | Since segments vary in length, memory allocation is a dynamic storage-allocation problem | A segmentation example is shown in the following diagram



44



Segmentation with Paging – MULTICS

The MULTICS system solved problems of external fragmentation and lengthy search times by paging the segments
Solution differs from pure segmentation in that the segment-table entry contains not the base address of the segment, but rather the base address of a page table for this segment

