EVB Schematics For RK3568

RK_EVB1_RK3568_DDR4P216SD6_V1.0

Main Functions Introduction

1) PMIC: RK809-5+DiscretePower

2) RAM: DDR4 2x16Bit

eMMC5.1+SPI Falsh,Option Nand Flash 3) ROM:

4) Support: Micro SD Card3.0

5) Support: 1 x USB3.0 OTG + 1 x USB3.0 HOST + 2 x USB2.0 HOST

6) Support: 1 x SATA3.0 Connector (7pin) + 4 pin Power Connector

7) Support: 1 x 2Lanes PCIe3.0 Connector (RC Mode)

8) Support: 1 x 4Lanes MIPI CSI Camera or 2 x 2Lanes MIPI CSI Camera

9) Support: Parallel CIF Connector(Option-Ext Board)

10) Support: 1 x HDMI2.0 TX

11) Support: eDP to VGA TX or 1 x 4Lanes eDP with Touch Connector(Option)

12) Support: 2 x 4Lanes MIPI DSI or 1 x 4Lanes MIPI DSI + 1 x LVDS with Touch Connector

13) Support: a/b/g/n/ac 2X2 WIFI,BT5.0

14) Support: 2 x 10/100/1000 Ethernet(RGMII)

15) Support: IR Receiver

16) Support: Optical S/PDIF TX

17) Support: Headphone output,1 x ECM MIC and Speaker out(1.3W@8ohm)

18) Support: Array MIC Connector(Ext Board PDM)

19) Support: Gyroscope+G-sensor

20) Support: Array Key(MENU, VOL+, VOL-, ESC), Reset, Power on/off Key

21) Support: 3 x UART + 2 x UART(Option)

22) Support: 1 x CAN FD 23) Support: 5 x SARADC

24) Support: Debug UART to USB connector and JTAG Connector



www.t-firefly.com

Page Total: 45

Title:	Cover Page		
File:	ROC-3568-PC		REV: 0
Create 1	Date: Monday, March 30, 2020	Page 1	Num: 1

Modify Date: Wednesday, May 19, 2021

Table of Content

Table of	Content
Page 1	00.Cover Page
Page 2	01.Index and Notes
Page 3	02.Revision History
Page 4	03.Block Diagram
Page 5	04.Power Diagram
Page 6	05.Power Sequence/IO Domain Map
Page 7	06.UART Map
Page 8	07.I2C Bus Map
Page 9	08.USB3/PCIE30 Fun Map
Page 10	10.RK3568_Power/GND
Page 11	11.RK3568 DDR PHY
Page 12	12.RK3568_OSC/PLL/PMUIO
Page 13	13.RK3568_Flash/SD_Controller
Page 14	14.RK3568_USB/PCIe/SATA PHY
Page 15	15.RK3568_SARADC/GPIO
Page 16	16.RK3568_VI Interface
Page 17	17.RK3568 VO Interface 1
Page 18	18.RK3568_VO Interface_2
Page 19	19.RK3568_Audio Interface
Page 20	20.Power_DC IN
Page 21	21.Power_PMIC
Page 22	22.Power_other
Page 23	23.Power_Flash Power Manage
Page 24	25.USB2/USB3 Port
Page 25	33.DRAM-DDR4_2x16bit_96P
Page 26	40.Flash-eMMC Flash
Page 27	41.Flash-Nand Flash(Option)
Page 28	42.Flash-MicroSD Card
Page 29	43.Flash-SPI FLASH
Page 30	47.VI-Camera_MIPI-CSI
Page 31	50.VO-HDMI2.0 TX
Page 32	52.VO-LCM_MIPI-DSI_TX0/LVDS_TX0
Page 33	54.VO-LCM_MIPI-DSI_TX1
Page 34	56.VO-LCM_eDP(Option)
Page 35	59.VO-VGA Output(RTD2166)
Page 36	62.WIFI/BT-SDIO_2T2R + ÚART
Page 37	67.Ethernet-GEPHY_RGMII0
Page 38	68.Ethernet-GEPHY_RGMII1
Page 39	70.Audio Port
Page 40	76.Audio-S/PDIF TX Port
Page 41	77.Audio-MIC Array Interface
Page 42	82.PCIE-PCIE3.0_Slot
Page 43	83.SATA-SATA3.0 Slot_7P
Page 44	90.Sensor/IR Receiver
Page 45	91.Debug UART/JTAG Port
Page 46	92.KEY Array
Page 47	95.UART/CAN Port
Page 48	97.Power Test-Current Det MCU
Page 49	98.Power Test-ADC
Page 50	99.Mark/Hole/Heatsink
Page 51	
Page 52	
Page 53	

Generate Bill of Materials

Header:

Item\tPart\tDescription\tPCB Footprint\tReference\tQuantity\tOption

Combined property string:

{Item}\t{Value}\t{Description}\t{PCB Footprint}\t{Reference}\t{Quantity}\t{Option}

Description

Note

Option

Notes

Component parameter description

1. DNP stands for component not mounted temporarily
2. If Value or option is DNP, which means the area is reserved without being mounted

Please use our recommended components to avoid too many changes. For more informations about the second source, please refer to our AVL.



www.t-firefly.com

REV: V0.1

Title: Index and Notes

File: ROC-3568-PC

Create Date: Monday, March 30, 2020 Page Num: 2 Modify Date: Wednesday, May 19, 2021 Page Total: 45

Revision History

Version	Date	Ву	Change Dsecription	Approved
V1.0	2020-09-08	Zhangdz	1:Revision preliminary version	





www.t-firefly.com

Title: Revision History

File: ROC-3568-PC REV: V0.1

Create Date: Monday, March 30, 2020 Page Num: 3 Modify Date: Wednesday, May 19, 2021 Page Total: 45





Power Sequence VCC12V DCIN VCC3V3 SYS VCC5V0 SYS VCC5V0_USB VDDA0V9_PMU VDDA_0V9 VDD LOGIC VCC3V3_PMU VDD GPU VDD_NPU VCCA1V8_PMU VCCA_1V8 VCC 1V8 VCC2V5_DDR VDD_CPU VCC_DDR VCC_3V3 VCCIO_SD VCC3V3_SD RESETn VDDA0V9_IMAGE

Power Supply	PMIC Channel	Supply Limit	Power Name	Time Slot	Default Voltage	Default ON/OFF	Sleep ON/OFF	Peak Current	Sleep Current
VCC3V3_SYS	RK809_BUCK1	2.5A	VDD_LOGIC	Slot:1	0.9V	ON	OFF	TBD	TBD
VCC3V3_SYS	RK809_BUCK2	2.5A	VDD_GPU	Slot:2	0.9V	ON	OFF	TBD	TBD
VCC3V3_SYS	RK809_BUCK3	1.5A	VCC_DDR	Slot:3	ADJ FB=0.8V	ON	ON	TBD	TBD
VCC3V3_SYS	RK809_BUCK4	1.5A	VDD_NPU	N/A	0.9V	OFF	OFF	TBD	TBD
	RK809_LD01	0.4A	VDDA0V9_IMAGE	N/A	0.9V	OFF	OFF	TBD	TBD
VCC3V3_SYS	RK809_LD02	0.4A	VDDA_0V9	Slot:1	0.9V	ON	OFF	TBD	TBD
	RK809_LD03	0.1A	VDDA0V9_PMU	Slot:1	0.9V	ON	ON	TBD	TBD
	RK809_LDO4	0.4A	VCCIO_ACODEC	N/A	3.3V	OFF	OFF	TBD	TBD
VCC3V3_SYS	RK809_LD05	0.4A	VCCIO_SD	Slot:4	3.3V	ON	OFF	TBD	TBD
	RK809_LD06	0.4A	VCC3V3_PMU	Slot:2	3.3V	ON	ON	TBD	TBD
	RK809_LD07	0.4A	VCCA_1V8	Slot:2	1.8V	ON	OFF	TBD	TBD
VCC3V3_SYS	RK809_LD08	0.4A	VCCA1V8_PMU	Slot:2	1.8V	ON	ON	TBD	TBD
ľ	RK809_LD09	0.4A	VCCA1V8_IMAGE	N/A	1.8V	OFF	OFF	TBD	TBD
VCC3V3_SYS	RK809_SW2	2.1A	VCC3V3_SD	Slot:4	3.3V	ON	OFF	TBD	TBD
VCC3V3 SYS	RK809_SW1 90mohm	2.1A	VCC_3V3	Slot:4	3.3V	ON	OFF	TBD	TBD
VCC3V3_S7S	RK809_BUCK5	2.5A	VCC_1V8	Slot:2	1.8V	ON	OFF	TBD	TBD
	RK809_RESETn			Slot:4+5					
VCC12V_DCIN	EXT BUCK	3.0A	VCC3V3_SYS	Slot:0	3.3V	ON	ON	TBD	TBD
VCC12V_DCIN	EXT BUCK	3.0A	VCC5V0_SYS	Slot:0	5.0V	ON	OFF	TBD	TBD
VCC5V0_SYS	EXT BUCK	6.0A	VDD_CPU	Slot:2A	1.025V	ON	OFF	TBD	TBD
VCC3V3_SYS	EXT LDO	0.3A	VCC2V5_DDR	Slot:2A	2.5V	ON	ON	TBD	TBD

IO Power Domain Map Updates must be Revision accordingly!

IO Domain Pin Nun		Suppe IO Vo		Actual assigne IO Domain Vo	ed oltage		Mada
Domair	PIII Nuill	3.3V	1.8V	Supply Power Net Name	Power Source	Voltage	Notes
PMUIO1	Pin Y20	/	×	VCC3V3_PMU	VCC3V3_PMU	3.3V	
PMUIO2	Pin W19	/	✓	VCC3V3_PMU	VCC3V3_PMU	3.3V	
VCCIO1	Pin H17	/	✓	VCCIO_ACODEC	VCCIO_ACODEC	3.3V	
VCCIO2	Pin H18	/	✓	VCCIO_FLASH	VCC_1V8	1.8V	PIN "FLASH_VOL_SEL" must be logic High if VCCIO_FLASH=3.3V,FLASH_VOL_SEL must be logic lov
VCCI03	Pin L22	\	/	VCCIO_SD	VCCIO_SD	3.3V	
VCCIO4	Pin J21	/	/	VCCIO4	VCC_1V8	1.8V	
VCCIO5	Pin V10 Pin V11	/	/	VCCIO5	VCC_3V3	3.3V	
VCCIO6	Pin R9 Pin U9	>	/	VCCIO6	VCC_1V8	1.8V	
VCCIO7	Pin V12	✓	/	VCCIO7	VCC_3V3	3.3V	À

www.t-firefly.com

Title: Power Sequence/IO Domain Map
File: ROC-3568-PC REV: V0.1


Create Date: Monday, March 30, 2020 Page Num: 6


Modify Date: Wednesday, May 19, 2021 Page Total: 45


Rockchip Confidential


VCCA1V8_IMAGE

VCCIO ACODEC











USB3.0 HOST1



PCIe3.0 PHY

Option1	PCIe3.0 x2Lane	PCIE30_REFCLK (RC/EP:input)	PCIE30_TX0 PCIE30_RX0 PCIE30_TX1 PCIE30_RX1	PCIE30X2_CLKREQn PCIE30X2_WAKEn PCIE30X2_PERSTn PCIE30X2_BUTTONRSTn	RC or EP
Option2	PCIe3.0 x1Lane	PCIE30 REFCLK	PCIE30_TX0 PCIE30_RX0	PCIE30X2_CLKREQn PCIE30X2_WAKEn PCIE30X2_PERSTn PCIE30X2_BUTTONRSTn	Only RC
	+ PCIe3.0 x1Lane	(RC:input)	PCIE30_TX1 PCIE30_RX1	PCIE30X1_CLKREQn PCIE30X1_WAKEn PCIE30X1_PERSTn PCIE30X1_BUTTONRSTn	Only RC


PCIe3.0 REFCLK



PCIe2.0 PHY

MULTI_ PHY2	PCIe2.0 x1Lane	PCIE20_REFCLK (RC:output)	PCIE20_TX PCIE20_RX	PCIE20 CLKREQn PCIE20 WAKEn PCIE20 PERSTn PCIE20 BUTTONRSTn	Only RC
----------------	-------------------	------------------------------	------------------------	--	---------


PCIe2.0 REFCLK






Title: USB3/PCIE30 Fun Map

File: ROC-3568-PC REV: V0.1 Create Date: Monday, March 30, 2020 Page Num: 9 Modify Date: Wednesday, May 19, 2021 Page Total: 45




RK3568_F (DDR PHY)





RK3568_G(OSC/PLL/PMUIO1/2)



Note:

Caps of between dashed green lines and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package

Rockchip Confidential




Title: RK3568_OSC/PLL/PMUIO


 File:
 ROC-3568-PC
 REV: V0.1

 Create Date:
 Monday, March 30, 2020
 Page Num: 12

Modify Date: Wednesday, May 19, 2021 Page Total: 45



RK3568_J(VCCIO3 Domain)





www.t-firefly.com


Title: RK3568_Flash/SD Controller
File: ROC-3568-PC REV: VO.1

Create Date: Monday, March 30, 2020 Page Num: 13


Modify Date: Wednesday, May 19, 2021 Page Total: 45

RK3568_V(USB2.0 HOST) RK3568 U(USB3.0/SATA/QSGMII/PCIe2.0 x1) 90 Ohm ± 10 % USB3.0 USB2.0 HOST USB3_OTG0_D USB3_OTG0_D OTG0 HS/FS/LS 90 Ohm ± 10 % (USB3 OTG0 VBUSDET USB3 OTG0 VBUSDE (USB Download) C1400 100nF TP5903 TP_0.5 90 Ohm ± 10 % 90 Ohm ± 10 % USB2 HOST3 I USB3.0 C0402 HOST1 HS/FS/LS VDDA 0V9 USB2 AVDD 0V9 USB3.0 0.1R/14% USB3 AVDD OV 2 0.1R/1% % R1401 1 USB3 AVDD 1V8 VCCA 1V8 USB2 AVDD 0V OTG0/HOST1 HS/FS/LS VCCA 1V8 USB3 AVDD 1V8 USB2_AVDD_1V8 Power VCC 3V3 USB2 AVDD 1V USB3 AVDD 3V3 100nF USB2 AVDD 3V MULTI PHY0/1/2 10V C0201 C1404 100nF C1405 100nF C1406 100nF USB3.0 OTG0 SS BGA636 65Rx65Rx45R3 S and SATAO Mux C0201 C0201 90 Ohm ± 10 % USB3_OTG0_SSTXN/SATA0_TX 90 Ohm ± 10 % USB3 OTG0 SSRXP/SATA0 RXP USB3 OTG0 SSRXN/SATA0 RXN USB3_OTG0_SSRXN RK3568 W(PCIe3.0 x2) USB3.0 HOST1 SS and SATA1 and QSGMII $M\overline{0}$ Mux 90 Ohm ± 10 % SUSB3 HOST1 SSTXP USB3 HOST1 SSTXP/SATA1 TXP/QSGMII TXP MUUSB3 HOST1 SSTXN/SATA1 TXN/QSGMII TXN MU SUSB3_HOST1_SSTXN 90 Ohm ± 10 % USB3_HOST1_SSRXP/SATA1_RXP/QSGMII_RXP_MUUSB3_HOST1_SSRXN/SATA1_RXN/QSGMII_RXN_MU PCIe3.0 x 2 USB3_HOST1_SSRXN 85 Ohm ± 10 % NPCIE30 TX0P PCIE30 TXON PCIE30_TX0 PCIe2.0 and SATA2 >>PCIE30_TX1P 85 Ohm ± 10 % PCIE30_TX11 and OSGMII M1 Mux SPCIE30_TX1N 100 Ohm ± 10 % PCIE30_RX0P PCIE30_RX0N 85 Ohm ± 10 % PCIE20 TXP/SATA2 TXP/QSGMII TXP M PCIE30 RX01 PCIE20 TXN/SATA2 TXN/QSGMII TXN M PCIE30 RX0 100 Ohm ± 10 % 85 Ohm ± 10 % //PCTE30 RX1P PCIE20_RXP/SATA2_RXP/QSGMII_RXP_M PCIE20_RXN/SATA2_RXN/QSGMII_RXN_M PCIE30_RX1 PCIE30_RX1N PCIE30 RX1 100 Ohm ± 10 % 100 Ohm ± 10 % PCIE30_REFCLKP_I PCIE30_REFCLKN_I SPCIE20 REFCLKN PCIE30 REFCLEN I TP1400 TP_0.5 TP1401 TP_0.5 R1406 200R/1%% MULTI PHY MULTI PHY0 REFCLKI PCIE30 RESRE REFCLK MULTI PHY0 REFCLK MULTI_PHY1_REFCLKP MULTI_PHY1_REFCLKN TP1403 TP_0.5 R1407 PCIE30_AVDD_0V9 PCIE30 AVDD 0V9 MULTI_PHY_AVDD_0V9 PCIE30 AVDD 1V8 VCCA 1V8 MULTI_PHY_AVDD_0V9_3 MULTI_PHY_AVDD_0V9_3 R1410 PCIE30_AVDD_1V MULTI_PHY_AVDD_1V8 2 0.05R/18 MULTI_PHY_AVDD_1V RK3568-Socket BGA636 65Rx65Rx45R3 S C1409 C1407 C1408 C1410 C1411 100nF C1412 RK3568-Socket BGA636_65Rx65Rx45R3_S X5R 6.3V C0402 C0402 C0201 C0402 Note: www.t-firefly.com Caps of between dashed green lines and U1000 Firefly should be placed under the U1000 package. Other caps should be placed close to the U1000 package Title: RK3568_USB/PCIe/SATA PHY File: ROC-3568-PC Rockchip Confidential Create Date: Monday, March 30, 2020 Page Num: 14 Modify Date: Wednesday, May 19, 2021 Page Total: 45

RK3568_K(VCCIO4 Domain)




RK3568 N(VCCIO7 Domain)



R43 22R 5% ->> SATA2_ACT_LED >> 1283_LRCK_M1

Rockchip Confidential

RK3568 O(SARADC/OTP)



				_	
SARADC_VIN1_EVB_HW_ID	Rup	Rdown	ADC		
EVB1	10K	DNP	1023	1.8V	
EVB2	20K	100K	852	1.5V	
EVB3	18K	36K	681	1.2V	SARADC_VIN1_EVB_H
EVB4	51K	51K	512	0.9V	
EVB5	36K	18K	340	0.6V	
EVB6	100K	20K	170	0.3V	
EVB7	DNP	10K	0	0V	
EVB8					

	,	_ 1	9	www.t-firefly.com
į	Note:	-	ire	etiy
ł		Т	tle:	RK3568_SARADC/GPIO
i	Caps of between dashed green lines	Е	٠مان	DOC_9569_DC PEV: V0.1

and U1000 should be placed under File: ROC-3568-PC

Create Date: Monday, March 30, 2020 Page Num: 15 Modify Date: Wednesday, May 19, 2021 Page Total: 45

R1501

R1578 R0402

RK3568 P(MIPI CSI RX) MIPI_CSI_RX 100 Ohm ± 10 % MIPI CSI RX MIPI CSI RX D0-3 Sensor1 x4Lane MIPI_CSI_RX_CLK0 MIPI_CSI_RX_D0-1 MIPI CSI RX D2 MIPI CSI RX D2 Sensor1 x2Lane MIPI CSI RX CLKO MIPI CSI RX D3 MIPI CSI RX D3 Option2 MIPI_CSI_RX_D2-3 MIPI_CSI_RX_CLK0 MIPI_CSI_RX_CLK0 Sensor2 x2Lane MIPI CSI RX CLK1 MIPI CSI RX CLKIP MIPI_CSI_RX_AVDD_0V9 VCCATUR TMACE MIPI CSI RX AVDD 1V **RK3568-Socket** BGA636 65Rx65Rx45R3 S

RK3568_M(VCCIO6 Domain)




Caps of between dashed green lines and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package Rockchip Confidential


www.t-firefly.com Title: RK3568_VI Interface REV: V0.1

File: ROC-3568-PC Create Date: Monday, March 30, 2020


RK3568 R(MIPI DSI TX0/LVDS TX0)



RK3568 S(MIPI DSI TX1)



RK3568_T(eDP TX)



Note:

Caps of between dashed green lines and U1000 should be placed under the U1000 package.
Other caps should be placed close to the U1000 package

Rockchip Confidential

RK3568_Q(HDMI2.0 TX)

HDMI TMDS trace 100 Ohm ± 10 %

Firefly

File: ROC-3568-PC

Create Date: Monday, March 30, 2020


Modify Date: Wednesday, May 19, 2021


Title: RK3568_VO Interface_1

REV: V0.1

Page Num: 17


Page Total: 45







Note:

Caps of between dashed green lines and U1000 should be placed under the U1000 package



RK3568 H(VCCIO1 Domain)






Fire


Rockchip Confidential


Note:


Caps of between dashed green lines and U1000 should be placed under the U1000 package


Firefly www.t-IIIeIIy.com						
Title: RK3568 Audio Interface						
File: ROC-3568-PC		REV: V0.1				
Create Date: Monday, March 30, 2020	Page Num: 19					
Modify Date: Wednesday, May 19, 2021	Page T	otal: 45				












USB2.0 HOST2 USB2.0 HOST3





| www.t-firefly.com | Title: USB2/USB3 | Port | File: R0C-3668-PC | REV: Vo.1 | Crease Date: Tuesday, March 31, 2020 | Page: Nam: 24 | Modify Date: Workesday, May 19, 2021 | Page: Total 45 | Pa


5 4 3 2 1


USB2.0 HUB






















MIPI-CSI_RX CON





Rockchip Confidential




www.t-firefly.com


REV: V0.1

Title: VI-Camera_MIPI-CSI
File: ROC-3568-PC

Create Date: Thursday, May 07, 2020 Page Num: 31

Modify Date: Wednesday, May 19, 2021 Page Total: 45







Title: VO-LCM MIPI-DSI TXO/LVDS TXO


REV: V0.1

File: ROC-3568-PC Tuesday, May 19, 2020 Page Num: 33

Page Total: 45

Rockchip Confidential

Modify Date: Wednesday, May 19, 2021




Rockchip Confidential


 Title: V0—LCM MIPI—DSI TX1


 File: ROC-3568—PC
 REV: V0.1


 Create Date: Tuesday, May 19, 2020
 Page Num: 34


 Modify Date: Wednesday, May 19, 2021
 Page Total: 45





























Title: TYPE-C
File: ROC-3568-PC
Create Date: Thursday, April 08, 2021
Modify Date: Wednesday, May 19, 2021


Page Nunx 43 Page Total: 45











CAN1_M1



www.t-firefly.com

REV: V0.1

Title:	Extension	Interface
File:	ROC-3399-PC+	

Create Date:	Thursday, November 05, 2020	Page 1	Num: 44
Modify Date:	Wednesday May 19 2021	Page 7	Total: 45

