
#### CS510 Computer Architecture

Lecture 10: Dynamic Scheduling II

Soontae Kim
Spring 2017
School of Computing, KAIST

#### **Dynamic Scheduling: The Tomasulo Approach**



The basic structure of a MIPS floating-point unit using Tomasulo's algorithm

#### Reservation Station Fields

- Op Operation to perform in the unit (e.g., + or –)
- Vj, Vk Values of Source operands S1 and S2
  - Store buffers have a single V field indicating result to be stored. operand? available vj,vk ? Qj,Qk? set
- Qj, Qk Reservation stations producing source registers.
  - No ready flags; Qj,Qk=0 => ready.
  - Store buffers only have Qi for RS producing a result.
- A: Address information for loads or stores. Initially immediate field of instruction then effective address when calculated.
- Busy: Indicates reservation station is busy.
- Register result status: Qi Indicates which Reservation Station will write each register, if one exists.
  - Blank (or 0) when no pending instruction (i.e. RS) exist that will write to that register.

#### Three Stages of Tomasulo Algorithm

- 1 <u>Issue:</u> Get instruction from Instruction Queue (IQ).
  - Instruction issued to <u>a free reservation station (RS)</u> (no structural hazard)
     in FIFO order. if there is not a empty reservation station, then there is a structural hazard and the instruction stalls untill a station or buffer is freed
  - Selected RS is marked busy.
  - Control sends available instruction operands values (from ISA registers) to the assigned RS.
  - Operands not available yet are renamed to RSs that will produce the operand (register renaming). (Dynamic construction of data dependence graph)
- 2 <u>Execution (EX):</u> Operate on operands.
  - When both operands are ready then start executing on assigned FU.
  - If all operands are not ready, watch Common Data Bus (CDB) for needed result (forwarding done via CDB). (i.e. wait on any remaining operands, no RAW)
- 3 Write result (WB): Finish execution.
  - Write result on Common Data Bus (CDB) to all awaiting units (RSs)
  - Mark reservation station as available.
- Normal data bus: data + destination ("go to" bus).
  - <u>Common Data Bus (CDB):</u> data + source ("come from" bus):
    - 64 bits for data + 4 bits for source (RSs and load buffers).
    - Write data to waiting RS if source matches expected RS (that produces result).
    - Do the result forwarding via broadcast to waiting RSs.

Can be done out of program order

Always

done in program

order

Including destination register

#### Tomasulo Algorithm

- Control & buffers *distributed* with Functional Units (FUs)
  - FU buffers are called "reservation stations" which have pending instructions and operands and other instruction status info (including data dependences).
  - Reservations stations are sometimes referred to as "physical registers" or "renaming registers" as opposed to architecture or ISA registers specified by (internal register) the ISA.
- ISA Registers in instructions are replaced by either values (if available) or pointers (renamed) to reservation stations that will supply the value later:
  - This process is called register renaming.
    - Register renaming eliminates WAR, WAW hazards.
  - More reservation stations than ISA registers are possible, leading to optimizations that compilers can't achieve and prevents the number of ISA registers from becoming a bottleneck.
- Instruction results go (forwarded) from RSs to RSs, not through registers, over Common Data Bus (CDB) that broadcasts results to all waiting RSs (dependent instructions.
- Loads and Stores are treated as FUs with RSs as well.

<sup>1)</sup> the load is before the store in program order and interchanging them results in a WAR hazard 2) the store is before the load in program order and interchanging them results in a RAW hazard

<sup>3)</sup> the store A is before the store A in program order and interchanging them results in a WAR hazard to determine if a load can be executed at a given time, the processor can check whether any uncompleted store that precedes the load in program order

shares the same data memory address as the load. Similarly, a store must wait until there are no unexecuted loads or stores that are earlier in program order and share the same data memory address

#### Tomasulo Approach Example

	# of RSs	EX Cycles
Integer	1	1
Floating Point Multiply/divide	2	10/40
Floating Point add	3	2
1 •	3	10/40

L.D	F6, 34(R2)
L.D	F2, 45(R3)
MUL. D	F0, F2, F4
SUB.D	F8, F6, F2
DIV.D	F10, F0, F6
ADD.D	F6, F8, F2

Pipelined Functional Units


True Data Dependence (RAW)

Anti-dependence (WAR)

Output Dependence (WAW)

L.D processing takes two cycles: EX, MEM

#### **Dependency Graph For Example Code**




FP EX Cycles: Add = 2 cycles, Multiply = 10, Divide = 40


(i.e at end of cycle 0)

Instru	ction s	status			Execution	Write						
Instru	ction	j	K	Issue S	Start/complete	Result			Busy	Addres	SS	
L.D	F6	34+	R2					Load1	No			
L.D	F2	45+	R3					Load2	No			
MUL.D	F0	F2	F4					Load3	No			
SUB.D	F8	F6	F2									
DIV.D	F10	F0	F6									
ADD.D	F6	F8	F2									
Reser	vation	Station	<u>S</u>		<i>S1</i>	<i>S2</i>	RS for j	RS for P	<b>(</b>			
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk				
		Add1	No									
		Add2	No									
		Add3	No									
		Mult1	No									
		Mult2	No									
Regist	ter res	ult statu	<u>IS</u>									
Cloc	:k			F0	F2	F4	F6	F8	F10	F12		F30
0			FU									

FP EX Cycles: Add = 2 cycles, Multiply = 10, Divide = 40



Instruct	ion sta	atus_			Executio	n Write								
Instruct	ion	j	K .	Issue S	tart/comp	oleteResult					Bus	sy A	<u>\ddres</u> s	
L.D F	6 3	34+	R2	1	2/				L	oad1	Yes	s 3	84+R2	
L.D F	2 4	15+	R3	2					L	oad2	Yes	s 4	5+R3	
MUL.D F	0 F	-2	F4						L	oad3	No			
SUB.D F	8 F	-6	F2											
DIV.D F	10 F	<del>-</del> 0	F6											
ADD.D F	6 F	-8	F2											
<u>Reserva</u>	ation S	Stations	<u>3</u>		S1	<i>S2</i>		RS for j	F	RS for A	K			
7	īme /	Vame _	Busy	Ор	Vj	Vk		Qj	(	Qk	_			
	A	Add1	No											
	<b>A</b>	Add2	No											
	A	Add3	No											
	٨	∕lult1	No											
	٨	∕Jult2	No											
Registe	r resul	lt statu	<u>S</u>											
Clock			F0	F2		F4	F6		F8	F1	0	F12		F30
2		FU		Loa	d2		Load	  1						



Instru	ction s	status			Execution	Write						
Instru	ction	j	K	Issue S	Start/complete	Result			Busy	Addres	SS	
L.D	F6	34+	R2	1	2/3	4		Load1	No			
L.D	F2	45+	R3	2	3/4			Load2	Yes	45+R3		
MUL.C	F0	F2	F4	3				Load3	No			
SUB.D	F8	F6	F2	4								
DIV.D	F10	F0	F6									
ADD.D	F6	F8	F2									
Reser	<u>vation</u>	Station	<u>S</u>		S1	<i>S2</i>	RS for j	RS for F	ζ			
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk				
		Add1	Yes	SUBD	M(34+R2)			Load2				
		Add2	No									
		Add3	No									
		Mult1	Yes	MULTC	)	R(F4)	Load2					
		Mult2	No									
Regis	<u>ter res</u>	ult statu	<u>JS</u>									
Cloc	k			F0	F2	F4	F6	F8	F10	F12		F30
4			FU	Mult1	Load2		M(34+R2)	Add1				

Load2 completing; what is waiting for it?

FP EX Cycles: Add = 2 cycles, Multiply = 10, Divide = 40

Instru	ction s	status_			Execution	Write						
Instru	ction	j	K	Issue	Start/complete	Result			Busy	Addres	SS	
L.D	F6	34+	R2	1	2/3	4		Load1	No			
L.D	F2	45+	R3	2	3/4	5		Load2	No			
MUL.D	F0	F2	F4	3				Load3	No			
SUB.D	F8	F6	F2	4								
DIV.D	F10	F0	F6	5								
ADD.D	F6	F8	F2									
Reser	vation	Station	<u>s</u>		<i>S1</i>	<i>S2</i>	RS for j	RS for P	ζ			
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk				
	2	Add1	Yes	SUBD	M(34+R2)	M(45+R3)						
		Add2	No									
		Add3	No									
	10	Mult1	Yes	MULTD	M(45+R3)	R(F4)						
		Mult2	Yes	DIVD		M(34+R2)	Mult1					
Regist	ter res	ult statu	<u>IS</u>									
Cloc	k			F0	F2	F4	F6	F8	F10	F12		F30
5			FU	Mult1	M(45+R3)		M(34+R2)	Add1	Mult2			

Load2 result forwarded via CDB to Add1, Mult1 SUB.D, MUL.D execution will start execution in next cycle

FP EX Cycles: Add = 2 cycles, Multiply = 10, Divide = 40

Instru	ction s	status			Execution	Write						
Instru	ction	j	K	Issue S	tart/complete	Result			Busy	Addres	SS	
L.D	F6	34+	R2	1	2/3	4		Load1	No			
L.D	F2	45+	R3	2	3/4	5		Load2	No			
MUL.C	F0	F2	F4	3	6/			Load3	No			
SUB.D	F8	F6	F2	4	6/							
DIV.D	F10	F0	F6	5	,							
ADD.D	F6	F8	F2	6								
Reser	vation	Station	<u>s</u>		S1	<i>S2</i>	RS for j	RS for F	K			
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk				
	1	Add1	Yes	SUBD	M(34+R2)	M(45+R3)						
		Add2	Yes	ADDD		M(45+R3)	Add1					
		Add3	No									
	9	Mult1	Yes	MULTD	M(45+R3)	R(F4)						
		Mult2	Yes	DIVD		M(34+R2)	Mult1					
Regis	<u>ter res</u>	ult statu	<u>IS</u>									
Cloc	:k			F0	F2	F4	F6	F8	F10	F12		F30
6			FU	Mult1	M(45+R3)		Add2	Add1	Mult2			

Add1 and Mult1 start to execute

FP EX Cycles: Add = 2 cycles, Multiply = 10, Divide = 40

Instru	ction s	status			Execution	Write						
Instru	ction	j	K	Issue S	Start/complete	Result			Busy	Addres	SS	
L.D	F6	34+	R2	1	2/3	4		Load1	No			
L.D	F2	45+	R3	2	3/4	5		Load2	No			
MUL.D	F0	F2	F4	3	6/			Load3	No			
SUB.D	F8	F6	F2	4	6/7							
DIV.D	F10	F0	F6	5								
ADD.D	F6	F8	F2	6								
Reser	vation	Station	<u>s</u>		<i>S1</i>	<i>S2</i>	RS for j	RS for F	K			
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk				
	0	Add1	Yes	SUBD	M(34+R2)	M(45+R3)						
		Add2	Yes	ADDD		M(45+R3)	Add1					
		Add3	No									
	8	Mult1	Yes	MULTD	M(45+R3)	R(F4)						
		Mult2	Yes	DIVD		M(34+R2)	Mult1					
Regis	<u>ter res</u>	ult statu	<u>IS</u>									
Cloc	k			F0	F2	F4	F6	F8	F10	F12		F30
7			FU	Mult1	M(45+R3)		Add2	Add1	Mult2			

Add1 completing; what is waiting for it?

Instru	ction s	status_			Execution	Write						
Instru	ction	j	K	Issue S	Start/complete	Result			Busy	Addres	SS	
L.D	F6	34+	R2	1	2/3	4		Load1	No			
L.D	F2	45+	R3	2	3/4	5		Load2	No			
MUL.D	F0	F2	F4	3	6/			Load3	No			
SUB.D	F8	F6	F2	4	6/7	8						
DIV.D	F10	F0	F6	5								
ADD.D	F6	F8	F2	6	9/10							
Reser	vation	Station	<u>s</u>		<i>S1</i>	<i>S2</i>	RS for j	RS for k	(			
	Time	Name	Busy	Ор	Vj	VK	Qj	Qk				
		Add1	No									
		Add2	Yes	ADDD	M()-M()	M(45+R3)						
		Add3	No									
	5	Mult1	Yes	MULTD	M(45+R3)	R(F4)						
		Mult2	Yes	DIVD		M(34+R2)	Mult1					
Regis	<u>ter res</u>	<u>ult statı</u>	<u>IS</u>									
Cloc	k			F0	F2	F4	F6	F8	F10	F12		F30
10			FU	Mult1	M(45+R3)		Add2	M()-M()	Mult2			

Add2 completed execution

Instru	ction st	tatus			Execution	Write						
Instru	ction	j	k	Issue S	tart/complete	Result			Busy	Addres	S	
L.D	F6	34+	R2	1	2/3	4		Load1	No			
L.D	F2	45+	R3	2	3/4	5		Load2	No			
MUL.C	F0	F2	F4	3	6/			Load3	No			
SUB.C	F8	F6	F2	4	6/7	8						
DIV.D	F10	F0	F6	5								
ADD.D	F6	F8	F2	6	9/10	11						
Reser	vation	Stations	<u> </u>		S1	S2	RS for j	RS for k				
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk				
		Add1	No									
		Add2	No									
		Add3	No									
	4	Mult1	Yes	MULTD	M(45+R3)	R(F4)						
		Mult2	Yes	DIVD		M(34+R2)	Mult1					
Regis	ter res	ult status	5									
Cloc	ck			FO	<i>F</i> 2	F4	F6	F8	F10	F12		F30
11			FU	Mult1	M(45+R3)		(M-M)+M()	M()-M()	Mult2			

Write back result of ADD.D in this cycle

Instru	ction s	status_			Execution	Write						
Instru	ction	j	K	Issue S	Start/complete	Result			Busy	Addres	SS	
L.D	F6	34+	R2	1	2/3	4		Load1	No			
L.D	F2	45+	R3	2	3/4	5		Load2	No			
MUL.D	F0	F2	F4	3	6/15			Load3	No			
SUB.D	F8	F6	F2	4	6/7	8						
DIV.D	F10	F0	F6	5								
ADD.D	F6	F8	F2	6	9/10	11						
Reser	vation	Station	<u>S</u>		<i>S1</i>	<i>S2</i>	RS for j	RS for k	(			
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk				
		Add1	No									
		Add2	No									
		Add3	No									
	0	Mult1	Yes	MULTO	M(45+R3)	R(F4)						
		Mult2	Yes	DIVD		M(34+R2)	Mult1					
Regist	<u>ter res</u>	ult statu	<u>JS</u>									
Cloc	k			F0	F2	F4	F6	F8	F10	F12		F30
15			FU	Mult1	M(45+R3)		(M-M)+M()	M()-M()	Mult2			

Mult1 completed execution; what is waiting for it?

FP EX Cycles: Add = 2 cycles, Multiply = 10, Divide = 40

Instru	ction s	status			Execution	Write						
Instru	ction	j	K	Issue S	Start/complete	Result			Busy	Addres	SS	
L.D	F6	34+	R2	1	2/3	4		Load1	No			
L.D	F2	45+	R3	2	3/4	5		Load2	No			
MUL.D	F0	F2	F4	3	6/15	16		Load3	No			
SUB.D	F8	F6	F2	4	6/7	8						
DIV.D	F10	F0	F6	5								
ADD.D	F6	F8	F2	6	9/10	11						
Reser	vation	Station	<u>S</u>		<i>S1</i>	<i>S2</i>	RS for j	RS for k	(			
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk				
		Add1	No									
		Add2	No									
		Add3	No									
		Mult1	No									
	40	Mult2	Yes	DIVD	M*F4	M(34+R2)						
Regis	<u>ter res</u>	<u>ult statı</u>	<u>IS</u>									
Cloc	k			F0	F2	F4	F6	F8	F10	F12		F30
16			FU	M*F4	M(45+R3)		(M-M)+M()	M()-M()	Mult2			

Only Divide instruction remains DIV.D execution will start in next cycle (17)

Instruction status					Execution			Wr	ite							
Instruction j			K	Iss	ue S	Start/complete		Result					Busy	Addres	SS	
L.D	F6	34+	R2		1	2/3		4		-		Load1	No			
L.D	F2	45+	R3		2	3/4		5				Load2	No			
MUL.D	F0	F2	F4		3		6/15		16	3		Load3	No			
SUB.D	F8	F6	F2		4		6/7		8							
DIV.D	F10	F0	F6	,	5		17/56		57	7			<ul><li>Instruction</li></ul>			
ADD.DF6 F8		F8	F2		6	9/10			1.	<u>1</u>			Instruction			
Reservation Stations						S1		S2			RS for j	RS for P	<u>⊂</u> <b>D</b> 1	0012	dor	
	Time	Name	Busy	Οp	)	Vj		Vk			Qj	Qk	Block of		uoi	
		Add1	No													
		Add2	No													
		Add3	No													
		Mult1	No													
	0	Mult2	No													
Register result status																
Cloc	:k			FO	)	F2		F4	1		F6	F8	F10	F12		F30
57			FU	M*	F4	M(4	5+R3)				(M-M)+M()	M()-M()	M*F4/N	/		

- Again we have:In-oder issue,

  - Out-of-order execution, completion