ECE 5730 Memory Systems Spring 2009

Overview of DRAMs




Announcements

Quiz 6 on Tuesday

- Quiz 5
 - Average = 4.1/10 (ouch!)
- Exam I
 - Wednesday, March 11, 6:30-9:30pm or 6-9pm or...
 - Makeup: Friday, March 13, 12-3pm or...

Recall the Memory Hierarchy

 Multiple levels of memory, each optimized for an appropriate cost/performance design point



[ov.1] Lecture 11: 3

Recall the Memory Hierarchy

 Multiple levels of memory, each optimized for an appropriate cost/performance design point


component

	Technology	Bytes per access	Latency per access	Energy per access	Cost per MB
Main Memory MM storage component	On-chip cache	10	100's of ps	1 nJ	\$1-100
	Off-chip cache	100	ns	10-100 nJ	\$1-10
	DRAM	1000 (internally fetched)	10-100 ns	1-100 nJ per device	\$0.1
	Disk	1000	ms	100-1000 nJ	\$0.001

Man Memory MM Design Tradeoffs


- · Latency > how long does one random access take?
- · Bandwidth > how much data can we transfer at a time?
- · Concurrency > can I do parallel access for different requestors?
- Capacity 2 space! MOAR stuffs!
- · Modularity 2, Up gradability. Con I and more RAM later?
- · Power -> low power 15 500 1
- · Cost > typical DRAM optimization is for cost not performance

High-level DRAM Organization



very simple. complicated Q
CMOS level, but still
simple Q high range


High-level DRAM Organization



[7.4] Lecture 11: 7


MM Using Multiple DRAMs

DRAM devices arranged in parallel in a given rank



[10.8] Lecture 11: 8

MM Using Multiple DRAMs




<u>Bank</u>: Collection of DRAM *arrays* that are always accessed together<u>Rank</u>: Collection of DRAM *chips* that are always accessed together<u>DIMM</u>: dual in-line memory module (contains 1-4 ranks)

[7.5] different chips hold diffort pets of data. => 0-15 16-31

Lecture 11: 9

The Evolution of the Modern DRAM




[12.1] Lecture 11: 10

- Really should be called unclocked DRAM
- Access proceeds in a combinational logic fashion (no flip-flops)

```
> really just a combinatorial legic device.
> difficult to use due to the memory controller beny clocked
```


- To save on packaging costs, address is provided in two phases using the same address inputs
 - Row address to pick the desired row or DRAM page
 - Column address to output a subset of those bits

Row and column address phases




[7.8] Lecture 11: 12

Read access timing



- Address control signals (active low)
 - Row address strobe (RAS): latches row address and activates the selected row
 - Column address strobe (CAS): latches column address and serves as the output enable to the driver Lecture 11: 13

Read access timing




- Major timing parameters ~ 10 \(\sigma \) of \(\sigma \)
 - RAS to CAS delay (t_{RCD}): minimum time between assertion of RAS and data available at sense amps
 - CAS access time (t_{CAS}): maximum time between assertion of CAS and valid data

[12.7]

Asynchronous DRAM Access time once

Read access timing



row

activation

Major timing parameters

column

access

row

activation

- RAS cycle time (t_{RC}): minimum required time between two assertions of RAS (includes *precharge time*, t_{RP})
- CAS hold time: minimum time data remains valid after deassertion of CAS

CAS data

hold time

[12.7]

RAS

CAS

ADDR


(data out)

column


access

Fast Page Mode DRAM

Rapid access to bits in the currently open page




also must re-assert CAS



4M x 16 FPM DRAM

4 million, 16 bit => 64Mb

FPM DRAM Read Accesses



Can use FPM to get a big cache live out of a DRAM courser, guadium, i.e. herve a 64-bit bus, want 4x 64-bit worms/accers toggle CAS 4x to get it via FPM Lecture 11:18

W/o FPM, have to do it w/ wider bus + multiple chips 4

[12.7]

Extended Data Out (EDO) DRAM


 Output Enable (OE) signal added to control tristate input on output driver

Permits CAS to be cycled quicker than FPM

Now the CAS signal doesn't have to drive the trister output enable. This reduces capacitance on the CAS live.

According to the book, EDO RAM and ledeber on the output, holding the data valid. 002 is for the latcher, thus completely decomply CAP from the output enable


EDO DRAM Read Accesses



[12.8] Lecture 11: 20

Burst EDO DRAM


 DRAM automatically increments column address internally to burst multiple units of data



[12.9] Lecture 11: 21

Synchronous DRAM (SDRAM)

- Asynchronous DRAMs had limited bandwidth and concurrency
 - Limited overlap of address and data phases of consecutive accesses
 - Single bank of arrays
- SDRAMs greatly increase concurrency and bandwidth by
 - Registering the inputs and outputs > and flip flows
 - Incorporating multiple independent banks → more banks
 - Increasing the amount of on-chip control intelligence




SDRAM Comma	nds	nust be do an	cas#	today wed to seles (control
Name (Function)	CS#	RAS#	CAS#	WE#
COMMAND INHIBIT (NOP)	Н	Х	Х	Х
NO OPERATION (NOP)	L	Н	Н	Н
ACTIVE (Select bank and activate row)	L	L	Н	Н
READ (Select bank and column, and start READ burst)	L	Н	L	Н
WRITE (Select bank and column, and start WRITE	L	Н	L	L
burst)				
BURST TERMINATE	L	Н	Н	L
PRECHARGE (Deactivate row in bank or banks)	L	L	Н	L
AUTO REFRESH or SELF REFRESH	L	L	L	Н
(Enter self refresh mode)				
LOAD MODE REGISTER - controls buret levely	L	L	L	L

other timy though


Lecture 11: 24 [Micron00]


SDRAM Access Protocol



[12.12] Lecture 11: 25

Programmable Mode Register






Burst Length = 1, 2, 4, 8, or Page mode


CAS Latency = 2, 3 (4, 5, etc. in special versions)

Burst Type = Sequential or Interleaved



Double Data Rate (DDR) SDRAM


 Address and Command buses more heavily loaded than data bus -> so run the date bus on both clock



Lecture 11: 27 [10.13]

Double Data Rate (DDR) SDRAM

Run data bus on both edges of the clock




DQS: (shared) data strobe signal controlled by the source of the data

Source-synchronous strobe signel

sprovides a clock that is syncer to the date

[12.16] Lecture 11: 28

DDR SDRAM I/O Architecture



2-bit prefetch architecture

Lecture 11: 29


[12.17]

if we have n-bit wich external Bus, internally we have a 2 n-bit bus w/ mux

DDR2 and DDR3

- Increased prefetch length
 - 4 in DDR2 and 8 in DDR3
- Some interface signaling changes
 - E.g., differential DQS
- Some additional commands

DDR2 I/O Architecture




[12.19] Lecture 11: 31

SDRAM and **DDRx** Comparison

Variables	SDRAM	DDR1	DDR2	DDR3
Clock	100/133/166 MHz	100/133/166/200 MHz	200/266/333/400 MHz	400/533/667/800 MHz
Transfer Data Rate	100/133/166 Mbps	200/266/333/400 Mbps	400/533/667/800 Mbps	800/1066/1333/1600 Mbps
I/O width	x16/x32	x4/x8/x16/x32	x4/x8/x16	x4/x8/x16/x32
Prefetch bit width	1 bit	2 bits	4 bits	8 bits
Clock Input	Single Clock	Differential Clock	Differential Clock	Differential Clock
Burst Length	1, 2, 4, 8, full page	2, 4, 8	4, 8	8, 4 (Burst chop)
Data Strobe	Unsupported	Single data strobe	Differential data strobe	Differential data strobe
Supply Voltage	3.3V/2.5V	2.5V	1.8V	1.5V
Interface	LVTTL	SSTL_2	SSTL_1.8	SSTL_1.5
CAS latency (CL)	2, 3 clock	2, 2.5, 3 clock	3, 4, 5, clock	5, 6, 7, 8, 9, 10 clock

[Choudhary08] Lecture 11: 32

DRAM Scaling Trends



Random row access cycle time increased 7% per year Transfer data rate doubled every three years

[12.22] Lecture 11: 33

Next Time

More on DRAMs