# **ECE 5730 Memory Systems** Spring 2009

#### **Cache Content Management**



#### **Announcements**

#### Errata

#### **Set Dueling**

10 bit saturating

- Some sets use LRU, others BIP
- Follower
   sets follow
   the policy
   that does
   best

-no discussion


in paper of

layout of

LRU/BID sets.

- Still, obviously

lard out to




[Qureshi08]



#### When to Empty the Write Buffer?


 Want to retain data to increase the merging of data into a wider L2 write

 Want to empty the buffer to prevent it from getting full and stalling the pipeline



[Jouppi93]

Errata



#### **Cache Content Management**

- Partitioning heuristics
  - Which items get placed and where (cache level, cache sets/ways, buffers)
- Fetching heuristics
  - When to bring an item into the cache
- Locality optimizations
  - Change layout or ordering to improve reuse

Decisions can be made at runtime (*on-line heuristics*), at design/compile time (off-line heuristics), or a combination of the two (combined approaches)

### **On-line Partitioning Heuristics**


Replacement policies

Write policies

Cache/not-cache strategies

### Cache/Not-Cache Strategies

- Usual approach is to treat all data the same
- But all data does not behave the same way!
  - Some loads cause an exorbitant number of misses
  - Some data is reused more than other data
- Cache can dynamically decide what data to load and where to load it (e.g., L1 or L2)



[Johnson97]

#### Miss-Driven Approach

Don't allocate space in the cache for blocks that

1 2 in this case miss too often n-bit saturating counter (#of bits is variable) miss state 00 01 hit hit table index miss hit miss 11:C/NA 10 program counter hit miss PC of load instruction cacheable/non-allocatable used to index table of

saturating counters

Lecture 5: 10

## Frequency-Driven Approach

Frequently accessed data is loaded into the cache

 Infrequently accessed data may bypass the cache (only placed in the register file)


• [Johnson97]

## **Memory Address Table (MAT)**

 Entries correspond to "macroblocks" of multiple cache blocks look at a regrow

 Counter in each entry indicates access frequency

 Counter (e.g., cntr1) is incremented on a **MAT** hit



ctr 2 -> A

## **Memory Address Table (MAT)**


 If a cache miss, counter (ctr2) for macroblock being replaced (B) compared with ctr1

tuneable feeter

• If ctr1 < f•ctr2, bypass the cache

-> If ctr2 is bigger than the

• ctr2 decremented, reflecting contention for that location



[Johnson97]


only brig stuff into the cache of we think it! be accessed more. If not, just by nows to the ryth Lecture 5: 13 You can theak it by messing w/ the counters

#### MAT + Bypass Buffer

 Temporal locality of the bypassed data preserved with a small bypass buffer

 Operates like a victim cache

The bypass goes to
the bypass buffer
the bypass straight
instead of straight
to the restile



#### **On-line Fetching Heuristics**

 Hardware that determines when to fetch instructions or data into the cache

- Demand fetch Standard operation
  - Instructions/data brought into the cache on a miss
- Prefetching could hart by consumy bandwisth likely streff out of

   Instructions/data are predictively accessed in
  - Instructions/data are predictively accessed in advance of their being needed

# Simplistic Prefetching Approaches

here are 3 approached

Prefetch next block when current one accessed

Prefetch next block when current one misses

fetch on miss

- Tagged prefetch
   Tag bit associated with each cache block
  - Initialized to 0 when block brought into the cache
  - Set to 1 when the block is accessed by the CPU
  - 1 0 to 1 transition causes a prefetch of the next block

Generate too much downstream traffic, or don't prefetch early enough to hide modern memory latencies problems with all of these approaches

Separate storage for prefetched lines

called the does NOT does NOT fix the bandwidth by Norm Joupping issure

> don't put prefetcher stuff in the cache (don't pollute the cerete)

On a miss, successive cache lines prefetched in

addition to fetching the requested line

Space is allocated in the SB but available bit = 0

-> allocate empty space sorte like the "valid" bit

 Prefetched lines are stored in the SB and become available (available bit = 1)

-> once the actual data is there, set the available but to 1

 A cache miss that hits in the stream buffer causes the block to be loaded into the cache

- Available bit must be 1 for there to be a hit!
- Triggers further prefetching

1. stream buffer > cache

2. Frees up space in the stream butter


3. pre fetch more stuff

Lecture 5: 17

Stream Buffer Organization stream buffers are really targeter From processor To processor at compulsory "start-up" wisses. tags data Direct-mapped cache available lookup also & copier date into the cache bit checles tag and comparator stream buffer one cache line of data Head entry tag а one cache line of data (FIFO Queue) to be il entry Stream buffer one cache line of data tag а tag Tail entry а one cache line of data really more of a order of prefetch they To next lower cache From next lower cache [Jouppi90] who the coach Lecture 5: 18 if miss on head, thish queue you always fetch in regardless of stride/content FIFU order

(r.e. matrit multiply)


What it we now I n- way (n=4 in pidur)
accesses 2 ~ MIIII: IAIaccesses : Multi-Way Stream Buffer



#### Non-Unit Stride Prefetching

- Stride predictor: detects stride of accesses in order to predict the next block address
  - Example: Observe A, A+2 ⇒ predict A+4
- What do we need to track?
  - The last address generated by this load instruction
  - The last stride that we calculated based on the difference of the last two generated addresses
  - Whether we've seen enough of a pattern to make a prediction

#### Non-Unit Stride Prefetching



transient: on the way to a prediction

steady: make prediction

no-pred: disable prefetching

#### **Matrix Multiply Example**

```
instruction
addr
                                         comment
                                    ; load B[i,k]
                                                        stride 4 B (by word)
500
       w
                r4, 0(r2)
                                                        stride 400 Berey 100th
                                   ; load C[k,j]
504
      lw r5, 0(r3)
     \mathrm{mul} \quad \mathrm{r6, \, r5, \, r4} \qquad ; \, \mathrm{B[i,k]} \times \mathrm{C[k,j]}
508
                                                        stride O changes super
     \frac{1}{\mathbf{w}} \quad \mathbf{r}7, \, 0(\mathbf{r}1) \qquad ; \, \mathbf{load} \, \mathbf{A}[\mathbf{i}, \mathbf{j}]
512
     addu r7, r7, r6 ; +=

sw r7, 0(r1) ; store A[i,j]
516
520
                                                        stride 0
        addu r2, r2, 4 ; ref B[i,k]
524
        addu r3, r3, 400
528
                                    ; ref C[k,j]
532 addu r11, r11, 1
                                     increase k
536
        bne r11, r13, 500
                                    ; loop
```

```
int A[100,100],B[100,100],C[100,100]

for i = 1 to 100


for j = 1 to 100

for k = 1 to 100

A[i,j] += B[i,k] \times C[k,j]

[Baer91]
```

#### **Matrix Multiply Example**



[Baer91]

#### **Next Time**

**Cache Content Management**