# CS510 Computer Architecture

Lecture 18: DRAMs

Soontae Kim
Spring 2017
School of Computing, KAIST

## Announcements

#### Homework assignment #3

- Posted on class web site
- Due on May 26 (Friday)

#### Term project

- Final presentations on June 7 and 9
- Final report due on June 16

# Main Memory

- Main memory generally utilizes Dynamic RAM (DRAM),
   which uses a single transistor and a capacitor to store a bit, but requires periodic data refreshes by reading every row.
- Static RAM may be used for main memory if the added expense, low density, high power consumption, and complexity is feasible (e.g. Cray Vector Supercomputers).
- Main memory performance is affected by:
  - <u>Memory latency</u>: Affects cache miss penalty, M. Measured by:
    - Access time: The time it takes from the time a memory access request is issued to main memory to the time the requested word is available to cache/CPU.
    - <u>Cycle time:</u> The minimum time between requests to memory (greater than access time to allow address lines to be stable)
  - Peak Memory bandwidth: The maximum sustained data transfer rate between main memory and cache/CPU.
    - Realistic memory bandwidth < peak memory bandwidth

# **Logical DRAM Chip Organization**




FIGURE 8.1: A 64-Mbit Fast Page Mode DRAM device (4096 x 1024 x 16).

#### **Control Signals:**

- 1 Row Access Strobe (RAS): Low to latch row address
- 2- Column Access Strobe (CAS): Low to latch column address

A periodic data refresh is required by reading every bit

# Four Key DRAM Timing Parameters

- t<sub>RAC</sub>: Minimum time from RAS (Row Access Strobe) line falling (activated) to the valid data output.
  - Used to be quoted as the nominal speed of a DRAM chip
  - For a typical 64Mb DRAM  $t_{RAC} = 60 \text{ ns}$
- t<sub>RC</sub>: Minimum time from the start of one row access to the start of the next (<u>memory cycle time</u>).
  - t<sub>RC</sub> = t<sub>RAC</sub> + RAS Precharge Time (bitline precharging time & bus reset electronic issue)
  - $t_{RC}$  = 110 ns for a 64Mbit DRAM with a  $t_{RAC}$  of 60 ns
- t<sub>CAC</sub>: Minimum time from CAS (Column Access Strobe) line falling to valid data output.
  - 12 ns for a 64Mbit DRAM with a  $t_{RAC}$  of 60 ns
- t<sub>PC</sub>: Minimum time from the start of one column access to the start of the next.
  - $t_{PC} = t_{CAC} + CAS$  Precharge Time
  - About 25 ns for a 64Mbit DRAM with a  $t_{RAC}$  of 60 ns

# Simplified DRAM Speed Parameters

- Row Access Strobe (RAS)Time: (similar to  $t_{RAC}$ ):
  - Minimum time from RAS (Row Access Strobe) line falling (activated) to the first valid data output.
  - A major component of memory latency.
  - Only improves ~ 5% every year.
- Column Access Strobe (CAS) Time/data transfer time: (similar to t<sub>CAC</sub>)
  - The minimum time required to read additional data by changing column address while keeping the same row address.
  - Along with memory bus width, <u>determines peak</u> <u>memory bandwidth</u>.

# **DRAM Generations**

Year	Size	RAS (ns)	CAS (ns)	Cycle Time	Memory Type	Asyı
1980	64 Kb	150-180	75	250 ns	Page Mode	Asynchronous
1983	256 Kb	120-150	<b>50</b>	220 ns	Page Mode	ono
1986	1 Mb	100-120	25	190 ns	-	us I
1989	4 Mb	80-100	20	165 ns	<b>Fast Page Mode</b>	DRAM
1992	16 Mb	60-80	15	120 ns	EDO	
1996	64 Mb	50-70	12	110 ns	PC66 SDRAM	Sy
1998	128 Mb	50-70	10	100 ns	PC100 SDRAM	nch
2000	256 Mb	45-65	7	90 ns	PC133 SDRAM	TOT
2002	512 Mb	40-60	5	80 ns	P <mark>C</mark> 2700 DDR	snor
2004	1Gb	35-55	5	70 ns	PC4300 DDR2	DR
2006	2Gb	30-50	2.5	60 ns	PC8500 DDR3	Synchronous DRAM
	32000:1		<b>30:1</b>	4:1		
(Capacity)			(~bandwidth)	(Latency)	frequency bandwidth	

# **Basic Memory Bandwidth Improvement/Miss Penalty (M) Reduction Techniques**

#### • Wider Main Memory (CPU-Memory Bus):


Memory bus width is increased to a number of words (usually up to the size of a cache block).

- Memory bandwidth is proportional to memory bus width.
  - e.g Doubling the width of cache and memory doubles potential memory bandwidth available to the CPU.
- The miss penalty is reduced since fewer memory bus accesses are needed to fill a cache block on a miss.

#### • Interleaved (Multi-Bank) Memory:

Memory is organized as a number of independent banks.

- Multiple interleaved memory reads or writes are accomplished by sending memory addresses to several memory banks at once or pipeline accesses to the banks.
- Interleaving factor: Refers to the <u>mapping</u> of memory addressees to memory banks. <u>Goal reduce bank conflicts.</u>
  - e.g. using 4 banks (one word wide), bank 0 has all words whose addresses are: (word address mod) 4 = 0




# Four Way (Four Banks) Interleaved Memory Memory Bank Number


	Bank 0	Bank 1	Bank 2	Bank 3
	0	1	2	3
A J.J	4	5	6	7
Address	8	9	10	11
Within	12	13	14	15
Bank	16	17	18	19
	20	21	22	23
	••	••	••	••

Bank Width = One Word
Bank Number = (Word Address) Mod (4)

## **Memory Bank Interleaving**



Bank interleaving does not reduce latency of accesses to the same bank



# Synchronous Dynamic RAM, (SDRAM) (mid 90s) Organization

SDRAM speed is rated at max. clock speed supported:
100MHZ = PC100
133MHZ = PC133

#### **DDR SDRAM**

(late 90s - current)

organization is similar but <u>four</u>
<u>banks</u> are used in each DDR
SDRAM chip instead of two.

Data transfer on both <u>rising and</u> <u>falling edges of the clock</u>

DDR SDRAM rated by maximum memory bandwidth

PC3200 = 8 bytes x 200 MHz x 2 = 3200 Mbytes/sec

### DDR SDRAM





FIGURE 12.17: DDR SDRAM device I/O.

#### M-bit prefetch architecture

- Data rate multiplication architecture
- M represents multiplication factor b/t DRAM device's internal width of data movement and width of the data bus on the device interface
- DDR (DDR II, DDR III) SDRAM supports 2-bit (4-bit, 8-bit) prefetch architecture
   64byte into DRAM
   8byte out to DRAM

#### **SDRAM Read** Simplified SDRAM/DDR SDRAM Read Timing



SDRAM Typical timing at 133 MHz (PC133 SDRAM) : 5-1-1-1 (mid 90s)

For bus width = 64 bits = 8 bytes Max. Bandwidth =  $133 \times 8 = 1064$  Mbytes/sec It takes = 5+1+1+1 = 8 memory cycles or 7.5 ns  $\times 8 = 60$  ns to read 32 byte cache block Minimum Read Miss penalty for CPU running at  $1 \text{ GHz} = M = 7.5 \times 8 = 60$  CPU cycles

In this example for SDRAM: M = 60 cycles for DDR SDRAM: M = 49 cycles Thus accounting for access latency DDR is 60/49 = 1.22 times faster Not twice as fast (2128/1064 = 2) as indicated by peak bandwidth!

## Memory Width, Interleaving: Performance Example

Given the following system parameters with single unified cache level  $L_1$  (ignoring write policy):

Block size= 1 word Memory bus width= 1 word Miss rate = 3% M = Miss penalty = 32 cycles (4 cycles to send address 24 cycles access time, 4 cycles to send a word to CPU)

4 cycles

24 cycles

4 cycles

Miss Penalty = M = 4 + 24 + 4 = 32(Base system)

Memory access/instruction = 1.2  $CPI_{execution}$  (ignoring cache misses) = 2

Miss rate (block size = 2 word = 8 bytes) = 2% Miss rate (block size = 4 words = 16 bytes) = 1%

• The CPI of the base machine with 1-word blocks =  $2 + (1.2 \times 0.03 \times 32) = 3.15$ 

Increasing the <u>block size</u> to <u>two words (64 bits)</u> gives the following CPI: (miss rate = 2%)

- 32-bit bus and memory, no interleaving,  $M = 2 \times 32 = 64$  cycles
- CPI = 2 + (1.2 x .02 x 64) = 3.54
- 32-bit bus and memory, interleaved, M = 4 + 24 + 8 = 36 cycles
- $CPI = 2 + (1.2 \times .02 \times 36) = 2.86$

• 64-bit bus and memory, no interleaving, M = 32 cycles

 $CPI = 2 + (1.2 \times 0.02 \times 32) = 2.77$ 

Increasing the <u>block size</u> to <u>four words (128 bits)</u>; resulting CPI: (miss rate = 1%)

- 32-bit bus and memory, no interleaving,  $M = 4 \times 32 = 128$  cycles  $CPI = 2 + (1.2 \times 0.01 \times 128) = 3.54$
- 32-bit bus and memory, interleaved, M = 4 + 24 + 16 = 44 cycles  $CPI = 2 + (1.2 \times 0.01 \times 44) = 2.53$
- 64-bit bus and memory, no interleaving,  $M = 2 \times 32 = 64$  cycles  $CPI = 2 + (1.2 \times 0.01 \times 64) = 2.77$
- 64-bit bus and memory, interleaved, M = 4 + 24 + 8 = 36 cycles  $CPI = 2 + (1.2 \times 0.01 \times 36) = 2.43$
- 128-bit bus and memory, no interleaving, M = 32 cycles  $CPI = 2 + (1.2 \times 0.01 \times 32) = 2.38$

Miss Penalty = M = Number of CPU stall cycles for an access missed in cache and satisfied by main memory