

**ECE 5730**  
**Memory Systems**  
**Spring 2009**

**More on Memory Scheduling**



Cornell University


# Announcements

- **Exam I average = ?**
- **Course project proposal**
  - **What you propose to investigate**
  - **What resources you plan to use (tools, benchmarks, machines)**
  - **The step-by-step approach you will take**
  - **Emailed to me by this Friday at 5pm EDT**
  - **10 points off final project grade if late**

# Where We're Headed

- **Memory controllers**
  - Scheduling of read and write commands
  - Refresh management
- **Memory power management**
- **Memory case studies**

# Memory Scheduler Organization




scheduler for a single rank

# FR-FCFS Scheduler

- **First-ready, first-come-first-service [Rixner00]**
- **Widely compared with new scheduling ideas**  
*→ actually pretty good other schemes do only marginally better*
- **Column commands have priority over row**
- **In case of a tie, select oldest command**

# Burst Scheduling

- Accesses to same bank and row are grouped into bursts




how to take advantage of open rows? prioritize and group!

we have to guarantee some degree of fairness.

can't let command sit idle forever, etc.

# Burst Scheduler Organization

SDRAM transactions to devices



# Burst Scheduler Organization

- Read and write queues implemented as a global pool of queue entries
- Newly arriving requests join an existing burst group or create new one
- Bank arbiters select a request for each bank, and the scheduler selects one of these requests
- Older bursts generally receive priority, but long newer bursts may delay shorter older ones



*3 different algorithms*

# Burst Scheduler Components

- **Access enter queue**
  - Determines actions when a new request arrives
- **Bank arbiter**
  - Selects one request from the queue for its bank  
*→ highest priority*
- **Transaction scheduler**
  - Selects one transaction to be sent on the channel

# Access Enter Queue Algorithm

subroutine AccessEnterQueue(*access*)

```
1:  if access is a read then
2:      if hit in the write queue then
3:          forward the latest write data to access
4:          send response to access
5:      else if found an existing burst in read queue then
6:          append access to that burst
7:      else
8:          create a new burst
9:          append access to the write queue
10:         send response to access
11:     end if
12: end if
```

Handwritten annotations:

- Red arrow from line 2 to line 3: *fetch from write buffer*
- Red arrow from line 6 to line 7: *add to burst*
- Red arrow from line 8 to line 9: *make a new burst*
- Red arrow from line 9 to line 10: *store it in the write queue*

# Bank Arbiter Algorithm

subroutine BankArbiter(*ongoing\_access*)

```

1:  if ongoing_access == NULL then
2:      if write queue is full then
3:          ongoing_access = oldest write in write queue
4:      else if write queue length > threshold and
          last access was an end of burst and
          any row hit in write queue then
5:          ongoing_access = oldest row hit write
6:      else if write queue is not empty and
          read queue is empty then
7:          ongoing_access = oldest write in write queue
8:      else
9:          ongoing_access = first read in next burst
10:         end if
11:     else if ongoing_access is a write and
            read queue is not empty and
            write queues length < threshold then
12:         reset ongoing_access
13:         ongoing_access = first read in next burst
14:     end if

```

Handwritten annotations in red:

- Line 2: "empty a full write queue first" (with arrow pointing to line 2)
- Line 4: "if write queue is filling up and I can append the write to the burst, do it!" (with arrow pointing to line 4)
- Line 6: "if we have no reads, just write" (with arrow pointing to line 6)
- Line 8: "default case just read" (with arrow pointing to line 8)
- Line 11: "if we've been writing, and we're mostly done writing, then read! let the write!" (with arrow pointing to line 11)

write  
piggybacking

read  
preemption

# Transaction Scheduler Algorithm

- Queued cmd is *unblocked* if it can be issued without violating DRAM timing constraints
- Unblocked cmd priority (1 = highest)

✓ priority table

		Same bank	Same rank	Other ranks
Read	Bank precharge	5	5	5
	Row activate	5	5	5
	Column access	2	1	7
Write	Bank precharge	6	6	6
	Row activate	6	6	6
	Column access	4	3	8

- Oldest cmd selected if a tie

# Transaction Scheduler Algorithm

**subroutine** TransactionScheduler(*last\_bank*, *last\_rank*)

```
1:  if last_bank has unblocked col access then
2:      schedule the unblocked col access
3:  else if any unblocked col access in last_rank then
4:      schedule the oldest unblocked col access
5:  else if any unblocked precharge or row activate then
6:      schedule the oldest precharge or row activate
7:  else if any unblocked col access in other ranks then
8:      schedule the oldest unblocked col access
      end if
9:  if access scheduled then
10:     if scheduled access has completed then
11:         send response to that access
        end if
12:     last_bank = scheduled access's target bank
13:     last_rank = scheduled access's target rank
    else
14:         last_bank = the bank having the oldest access
15:         last_rank = the rank having the oldest access
    end if
```

basically  
the same  
as the  
table

# Avoiding Hazards

*read after write*

- **RAW:** Incoming reads that hit in the write queue have results forwarded to them

*write after read*

- **WAR:** Within bursts, writes are always piggybacked after reads

*write after write*

- **WAW:** Within bursts, newer writes are always piggybacked after older ones

*not hard, just some comparators and logic*

# Performance Evaluation


- Evaluated scheduling policies

*naive scheduler*

BkInOrder	In order intra banks, round robin inter banks
RowHit	Row hit first intra bank, round robin inter banks [13] <i>← rixner's scheme</i>
Intel	Intel's memory scheduling [14]
Intel_RP	Intel's scheduling with read preemption
Burst	Burst scheduling
Burst_RP	Burst scheduling with read preemption
Burst_WP	Burst scheduling with write piggybacking
Burst_TH	Burst scheduling with threshold (52)


*with write queue  
of 64 entries*

# Access Latency Comparison





# Execution Time Comparison




more different scheme! ☺

# Adaptive History-Based Scheduling

- Command selection based on past command history and queued unblocked commands
- Multiple arbiter algorithms implemented as FSMs  
finite state machines  
→  
↳ different algorithms for different situations
- One of the FSMs selected to determine which cmd to issue

# Power5 Memory System



Sequential  
memory  
interface (2 ports)

port,  
2x channels

MC connects to  
SMI chips

2 ports/SMI


# Example Arbiter FSM

- Assume MC connects to one external SMI chip that connects to two DIMM ports
  - Four possible commands: R0, R1, W0, W1

$4 \times 4 \times 4$

- Keep history of last 3 cmds (64 state FSM)

- Partial state diagram



# Arbiter Algorithms

## #1 • Command pattern

- Tries to achieve some ratio of reads to writes

*- using the state machine to issue commands to get a certain ratio*

## #2 • Expected latency

- Selects the cmd that can be issued the soonest considering conflicts with recently issued commands

*- try to go fast & avoid conflicts*

## • Probabilistic arbiter

- Probabilistically chooses one of the two algorithms

*- Chooses between #1 and #2*

# Command Pattern Algorithm

- Goal is to achieve on average some ratio of reads to writes
- History of last  $n$  commands is kept
- Cmd that (when issued) gives closest to the desired ratio is chosen
  - Example:  $R0, R1, W0 \Rightarrow W0$  and  $W1$  have priority if goal is to achieve 1/1 ratio of reads to writes
- Ties broken through another criteria, e.g., lowest expected latency

# Expected Latency Algorithm

---

**Algorithm 2** `expected_latency_arbiter( $n$ )`

---

//  $n$  is the history string size

```
1: for all command sequences of size  $n$  do
2:
3:   for each possible next command do
4:     Calculate the expected latency,  $T_{delay}$ .
5:   end for
6:   Sort possible commands with respect to  $T_{delay}$ .
7:   for commands with equal expected latency value do
8:     Use Read/Write ratios to make decisions.
9:   end for
10:
11:  for each possible next command do
12:    Output the next state in the FSM.
13:  end for
14: end for
```

---

# Probabilistic Arbiter

- Probabilistically chooses between command pattern and expected latency algorithms

---

**Algorithm 3** probabilistic\_arbiter


---

```
1: if random_number < threshold then  
2:   command_pattern_arbiter  
3: else  
4:   expected_latency_arbiter  
5: end if
```

---



# Adaptive Selection of Arbiters



# Adaptive Selection of Arbiters

- Three arbiters that differ in R/W ratio
  - 2R/1W, 1R/1W, 1R/2W
- Calculate R/W ratio every 10K processor cycles
- If  $R/W > 1.2$ , pick 2R/1W
- If  $R/W < 0.8$ , pick 1R/2W
- Else, pick 1R/1W

# Adaptive + FR-FCFS


- **FR-FCFS selects cmd in each rank in each port**
- **Adaptive history-based scheduler chooses among selected channel and rank cmds**

# Performance Improvement


FR-FCFS



Adap. History-Based vs In-Order



Adap. History-Based vs Memoryless



*Stream memory benchmarks*

# Next Time

## Memory Scheduling For CMPs