

CS510 Computer Architecture


Lecture 10: Dynamic Scheduling II

Soontae Kim

Spring 2017

School of Computing, KAIST

Dynamic Scheduling: The Tomasulo Approach



The basic structure of a MIPS floating-point unit using Tomasulo's algorithm

Reservation Station Fields

- **Op** Operation to perform in the unit (e.g., + or −)
- **Vj, Vk** **Values** of Source operands S1 and S2
 - Store buffers have a single **V** field indicating result to be stored. operand가 available vj,vk 가 , Qj,Qk가 set .
- **Qj, Qk** Reservation stations producing source registers.
 - No ready flags; $Qj, Qk=0 \Rightarrow$ ready.
 - Store buffers only have Q_i for RS producing a result.
- **A:** Address information for loads or stores. Initially immediate field of instruction then effective address when calculated.
- **Busy:** Indicates reservation station is busy.
- **Register result status:** Q_i Indicates which Reservation Station will write each register, if one exists.
 - Blank (or 0) when no pending instruction (i.e. RS) exist that will write to that register.

Three Stages of Tomasulo Algorithm

1 Issue: Get instruction from Instruction Queue (IQ).

Always
done in
program
order

- Instruction issued to a free reservation station (RS) (no structural hazard) in FIFO order.
- Selected RS is marked busy.
- Control sends available instruction operands values (from ISA registers) to the assigned RS.
- Operands not available yet are renamed to RSs that will produce the operand (**register renaming**). (Dynamic construction of data dependence graph)

2 Execution (EX): Operate on operands.

- When both operands are ready then start executing on assigned FU.
- If all operands are not ready, watch Common Data Bus (CDB) for needed result (forwarding done via CDB). (i.e. wait on any remaining operands, no RAW)

3 Write result (WB): Finish execution.

- Write result on Common Data Bus (CDB) to all awaiting units (RSs)
- Mark reservation station as available.

• Normal data bus: data + destination (“go to” bus).

• Common Data Bus (CDB): data + **source** (“**come from**” bus):

Can be
done
out of
program
order

- 64 bits for data + 4 bits for **source (RSs and load buffers)**.
- Write data to waiting RS if source matches expected RS (that produces result).
- Do the result forwarding via broadcast to waiting RSs.


Including destination register

Tomasulo Algorithm


- Control & buffers *distributed* with Functional Units (FUs)
 - FU buffers are called “*reservation stations*” which have pending instructions and operands and other instruction status info (including data dependences).
 - Reservations stations are sometimes referred to as “**physical registers**” or “**renaming registers**” as opposed to architecture or ISA registers specified by the ISA. (internal register) (logical registers)
- ISA Registers in instructions are replaced by either values (if available) or pointers (renamed) to reservation stations that will supply the value later:
 - This process is called *register renaming*.
 - Register renaming eliminates WAR, WAW hazards.
 - More reservation stations than ISA registers are possible, leading to optimizations that compilers can’t achieve and prevents the number of ISA registers from becoming a bottleneck.
- Instruction results go (forwarded) from RSs to RSs , *not through registers*, over *Common Data Bus (CDB)* that broadcasts results to all waiting RSs (dependant instructions).
- Loads and Stores are treated as FUs with RSs as well.

Tomasulo Approach Example

	# of RSs	EX Cycles
Integer	1	1
Floating Point Multiply/divide	2	10/40
Floating Point add	3	2




Pipelined Functional Units



L.D processing takes two cycles: EX, MEM

Dependency Graph For Example Code



Example Code

```
1  L.D    F6, 34(R2)
2  L.D    F2, 45(R3)
3  MUL.D  F0, F2, F4
4  SUB.D  F8, F6, F2
5  DIV.D  F10, F0, F6
6  ADD.D  F6, F8, F2
```

Data Dependence:

(1, 4) (1, 5) (2, 3) (2, 4)
(2, 6) (3, 5) (4, 6)

Output Dependence:

(1, 6)

Anti-dependence:

(5, 6)

Real Data Dependence (RAW)



Anti-dependence (WAR)



Output Dependence (WAW)



Tomasulo Example: Cycle 0

(i.e at end of cycle 0)

FP EX Cycles : Add = 2 cycles, Multiply = 10, Divide = 40

Instruction status				<i>Execution</i>		<i>Write</i>						
Instruction		<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Start/complete</i>	<i>Result</i>			Busy	Address		
L.D	F6	34+	R2					Load1	No			
L.D	F2	45+	R3					Load2	No			
MUL.D	F0	F2	F4					Load3	No			
SUB.D	F8	F6	F2									
DIV.D	F10	F0	F6									
ADD.D	F6	F8	F2									
Reservation Stations					<i>S1</i>	<i>S2</i>	<i>RS for j</i>	<i>RS for k</i>				
	<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>				
		Add1	No									
		Add2	No									
		Add3	No									
		Mult1	No									
		Mult2	No									
		Mult2	No									
Register result status												
Clock				<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	<i>...</i>	<i>F30</i>
0			<i>FU</i>									

Tomasulo Example Cycle 1

FP EX Cycles : Add = 2 cycles, Multiply = 10, Divide = 40

Instruction status				Execution	Write
Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Start/complete</i>	<i>Result</i>
L.D F6	34+	R2	1		
L.D F2	45+	R3			
MUL.D F0	F2	F4			
SUB.D F8	F6	F2			
DIV.D F10	F0	F6			
ADD.D F6	F8	F2			

	Busy	Address
Load1	Yes	34+R2
Load2	No	
Load3	No	

Reservation Stations			<i>S1</i>	<i>S2</i>	<i>RS for j</i>	<i>RS for k</i>
Time	Name	Busy Op	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>
	Add1	No				
	Add2	No				
	Add3	No				
	Mult1	No				
	Mult2	No				

Register result status

Clock	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
1	FU								
	Load1								

Tomasulo Example: Cycle 2

Instruction status				Execution		Write		
Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Start</i>	<i>complete</i>	<i>Result</i>	Busy	Address
L.D F6	34+	R2	1	2/			Load1	Yes 34+R2
L.D F2	45+	R3	2				Load2	Yes 45+R3
MUL.D F0	F2	F4					Load3	No
SUB.D F8	F6	F2						
DIV.D F10	F0	F6						
ADD.D F6	F8	F2						

Reservation Stations				<i>S1</i>	<i>S2</i>	<i>RS for j</i>	<i>RS for k</i>
Time	Name	Busy	Op	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>
	Add1	No					
	Add2	No					
	Add3	No					
	Mult1	No					
	Mult2	No					

Register result status		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
Clock	<i>FU</i>		Load2		Load1					
2										

Tomasulo Example: Cycle 3

Instruction status				Execution		Write
Instruction	<i>j</i>	<i>k</i>		Issue	Start/complete	Result
L.D	F6	34+	R2	1	2/3	
L.D	F2	45+	R3	2	3/	
MUL.D	F0	F2	F4	3		
SUB.D	F8	F6	F2			
DIV.D	F10	F0	F6			
ADD.D	F6	F8	F2			

	Busy	Address
Load1	Yes	34+R2
Load2	Yes	45+R3
Load3	No	

Load processing takes 2 cycles (EX, Mem)

Reservation Stations			<i>S1</i>	<i>S2</i>	<i>RS for j</i>	<i>RS for k</i>
Time	Name	Busy Op	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>
	Add1	No				
	Add2	No				
	Add3	No				
	Mult1	Yes	MULT.D	R(F4)	Load2	
	Mult2	No				

Register result status		Clock										
	3	F0	F2	F4	F6	F8	F10	F12	...	F30		
FU	Mult1	Load2			Load1							

Tomasulo Example: Cycle 4

Instruction status				<i>Execution</i>		<i>Write</i>						
Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Start/complete</i>	<i>Result</i>			Busy	Address			
L.D	F6	34+	R2	1	2/3	4		Load1	No			
L.D	F2	45+	R3	2	3/4			Load2	Yes	45+R3		
MUL.D	F0	F2	F4	3				Load3	No			
SUB.D	F8	F6	F2	4								
DIV.D	F10	F0	F6									
ADD.D	F6	F8	F2									
Reservation Stations					<i>S1</i>	<i>S2</i>	<i>RS for j</i>	<i>RS for k</i>				
	<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>				
		Add1	Yes	SUBD	M(34+R2)			Load2				
		Add2	No									
		Add3	No									
		Mult1	Yes	MULTD		R(F4)	Load2					
		Mult2	No									
Register result status												
Clock				<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	<i>...</i>	<i>F30</i>
4			FU	Mult1	Load2		M(34+R2)	Add1				

- Load2 completing; what is waiting for it?

Tomasulo Example: Cycle 5

FP EX Cycles : Add = 2 cycles, Multiply = 10, Divide = 40

Instruction status					Execution	Write						
Instruction	<i>j</i>	<i>k</i>	Issue	Start/complete	Result			Busy	Address			
L.D F6	34+	R2	1	2/3	4		Load1	No				
L.D F2	45+	R3	2	3/4	5		Load2	No				
MUL.D F0	F2	F4	3				Load3	No				
SUB.D F8	F6	F2	4									
DIV.D F10	F0	F6	5									
ADD.D F6	F8	F2										
Reservation Stations					<i>S1</i>	<i>S2</i>	<i>RS for j</i>	<i>RS for k</i>				
	Time	Name	Busy	Op	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>				
	2	Add1	Yes	SUBD	M(34+R2)	M(45+R3)						
		Add2	No									
		Add3	No									
	10	Mult1	Yes	MULTD	M(45+R3)	R(F4)						
		Mult2	Yes	DIVD		M(34+R2)	Mult1					
Register result status												
Clock				<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
5			FU	Mult1	M(45+R3)		M(34+R2)	Add1	Mult2			

Load2 result forwarded via CDB to Add1, Mult1
SUB.D, MUL.D execution will start execution in next cycle

Tomasulo Example Cycle 6

FP EX Cycles : Add = 2 cycles, Multiply = 10, Divide = 40

Instruction status					Execution	Write						
Instruction	<i>j</i>	<i>k</i>	Issue	Start/complete	Result			Busy	Address			
L.D F6	34+	R2	1	2/3	4		Load1	No				
L.D F2	45+	R3	2	3/4	5		Load2	No				
MUL.DF0	F2	F4	3	6/			Load3	No				
SUB.DF8	F6	F2	4	6/								
DIV.D F10	F0	F6	5									
ADD.DF6	F8	F2	6									
Reservation Stations				<i>S1</i>	<i>S2</i>	<i>RS for j</i>	<i>RS for k</i>					
	<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>				
	1	Add1	Yes	SUBD	M(34+R2)	M(45+R3)						
		Add2	Yes	ADDD		M(45+R3)	Add1					
		Add3	No									
	9	Mult1	Yes	MULTD	M(45+R3)	R(F4)						
		Mult2	Yes	DIVD		M(34+R2)	Mult1					
Register result status												
Clock				<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
6			FU	Mult1	M(45+R3)		Add2	Add1	Mult2			

Add1 and Mult1 start to execute

Tomasulo Example: Cycle 7

FP EX Cycles : Add = 2 cycles, Multiply = 10, Divide = 40

Instruction status				Execution		Write						
Instruction		<i>j</i>	<i>k</i>	Issue	Start/complete	Result			Busy	Address		
L.D	F6	34+	R2	1	2/3	4		Load1	No			
L.D	F2	45+	R3	2	3/4	5		Load2	No			
MUL.D	F0	F2	F4	3	6/			Load3	No			
SUB.D	F8	F6	F2	4	6/7							
DIV.D	F10	F0	F6	5								
ADD.D	F6	F8	F2	6								
Reservation Stations					<i>S1</i>	<i>S2</i>	<i>RS for j</i>	<i>RS for k</i>				
	<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>				
	0	Add1	Yes	SUBD	M(34+R2)	M(45+R3)						
		Add2	Yes	ADDD		M(45+R3)	Add1					
		Add3	No									
	8	Mult1	Yes	MULTD	M(45+R3)	R(F4)						
		Mult2	Yes	DIVD		M(34+R2)	Mult1					
Register result status												
Clock				<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	<i>...</i>	<i>F30</i>
7			<i>FU</i>	Mult1	M(45+R3)		Add2	Add1	Mult2			

Add1 completing; what is waiting for it?

Tomasulo Example: Cycle 10

Instruction status				Execution		Write						
Instruction		<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Start/complete</i>	<i>Result</i>			Busy	Address		
L.D	F6	34+	R2	1	2/3	4		Load1	No			
L.D	F2	45+	R3	2	3/4	5		Load2	No			
MUL.D	F0	F2	F4	3	6/			Load3	No			
SUB.D	F8	F6	F2	4	6/7	8						
DIV.D	F10	F0	F6	5								
ADD.D	F6	F8	F2	6	9/10							
Reservation Stations					<i>S1</i>	<i>S2</i>	<i>RS for j</i>	<i>RS for k</i>				
	<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>				
		Add1	No									
		Add2	Yes	ADDD	M()–M()	M(45+R3)						
		Add3	No									
	5	Mult1	Yes	MULTD	M(45+R3)	R(F4)						
		Mult2	Yes	DIVD		M(34+R2)	Mult1					
Register result status												
Clock				<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
10		<i>FU</i>	Mult1	M(45+R3)			Add2	M()–M()	Mult2			

- Add2 completed execution

Tomasulo Example: Cycle 11

Instruction status			Execution		Write						
Instruction	<i>j</i>	<i>k</i>	Issue	Start/complete	Result			Busy	Address		
L.D	F6	34+	R2	1	2/3	4		Load1	No		
L.D	F2	45+	R3	2	3/4	5		Load2	No		
MUL.D	F0	F2	F4	3	6/			Load3	No		
SUB.D	F8	F6	F2	4	6/7	8					
DIV.D	F10	F0	F6	5							
ADD.D	F6	F8	F2	6	9/10	11					
Reservation Stations			S1		S2	RS for <i>j</i>	RS for <i>k</i>				
	Time	Name	Busy	Op	V _j	V _k	Q _j	Q _k			
		Add1	No								
		Add2	No								
		Add3	No								
	4	Mult1	Yes	MULTD	M(45+R3)	R(F4)					
		Mult2	Yes	DIVD		M(34+R2)	Mult1				
Register result status											
Clock			F0	F2	F4	F6	F8	F10	F12	...	F30
11		FU	Mult1	M(45+R3)		(M-M)+M()	M()-M()	Mult2			

- Write back result of ADD.D in this cycle

Tomasulo Example: Cycle 15

Instruction status				Execution		Write						
Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Start/complete</i>	<i>Result</i>				Busy	Address		
L.D	F6	34+	R2	1	2/3	4		Load1	No			
L.D	F2	45+	R3	2	3/4	5		Load2	No			
MUL.D	F0	F2	F4	3	6/15			Load3	No			
SUB.D	F8	F6	F2	4	6/7	8						
DIV.D	F10	F0	F6	5								
ADD.D	F6	F8	F2	6	9/10	11						
Reservation Stations				<i>S1</i>	<i>S2</i>	<i>RS for j</i>	<i>RS for k</i>					
	<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>				
		Add1	No									
		Add2	No									
		Add3	No									
	0	Mult1	Yes	MULTD	M(45+R3)	R(F4)						
		Mult2	Yes	DIVD		M(34+R2)	Mult1					
Register result status												
Clock				<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	<i>...</i>	<i>F30</i>
15			FU	Mult1	M(45+R3)		(M-M)+M()	M()-M()	Mult2			

- Mult1 completed execution; what is waiting for it?

Tomasulo Example: Cycle 16

FP EX Cycles : Add = 2 cycles, Multiply = 10, Divide = 40

Instruction status				<i>Execution</i>		<i>Write</i>								
Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Start/complete</i>	<i>Result</i>				Busy	Address				
L.D F6	34+	R2	1	2/3	4			Load1	No					
L.D F2	45+	R3	2	3/4	5			Load2	No					
MUL.D F0	F2	F4	3	6/15	16			Load3	No					
SUB.D F8	F6	F2	4	6/7	8									
DIV.D F10	F0	F6	5											
ADD.D F6	F8	F2	6	9/10	11									
Reservation Stations				<i>S1</i>	<i>S2</i>	<i>RS for j</i>	<i>RS for k</i>							
	<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>						
		Add1	No											
		Add2	No											
		Add3	No											
		Mult1	No											
	40	Mult2	Yes	DIVD	M*F4	M(34+R2)								
Register result status														
Clock				<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	<i>...</i>	<i>F30</i>		
16			FU	M*F4	M(45+R3)		(M-M)+M()	M()-M()	Mult2					

Only Divide instruction remains
DIV.D execution will start in next cycle (17)

Tomasulo Example: Cycle 57

Instruction status				Execution		Write						
Instruction		<i>j</i>	<i>k</i>	Issue	Start/complete	Result			Busy	Address		
L.D	F6	34+	R2	1	2/3	4			Load1	No		
L.D	F2	45+	R3	2	3/4	5			Load2	No		
MUL.D	F0	F2	F4	3	6/15	16			Load3	No		
SUB.D	F8	F6	F2	4	6/7	8						
DIV.D	F10	F0	F6	5	17/56	57						
ADD.D	F6	F8	F2	6	9/10	11						

Instruction Block done

Reservation Stations				<i>S1</i>	<i>S2</i>	<i>RS for j</i>	<i>RS for k</i>					
	Time	Name	Busy	Op	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>				
		Add1	No									
		Add2	No									
		Add3	No									
		Mult1	No									
	0	Mult2	No									

Register result status											
Clock			<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
57		<i>FU</i>	M*F4	M(45+R3)		(M-M)+M()	M()-M()	M*F4/M			

Instruction Block done

- Again we have:
 - In-order issue,
 - Out-of-order execution, completion