CS510 Computer Architecture

Lecture 12: Review: Cache Memory

Soontae Kim
Spring 2017
School of Computing, KAIST

Notice

Homework assignment#2

– Due on April 19 (Wednesday)


Midterm exam

Officially scheduled on April 17 but move to 1:00PM on April 19 (Wed.)

Term project proposal

- April 28 (Friday)
- Prepare less than 10 slides in 5 minutes.
- All team members must prepare parts of presentation


Levels of The Memory Hierarchy



Memory Hierarchy: Motivation

- The gap between CPU performance and main memory has been widening with higher performance CPUs creating performance bottlenecks for memory access instructions.
- The memory hierarchy is organized into several levels of memory with the smaller, faster memory levels closer to the CPU: registers, then primary Cache Level (L_1) , then additional secondary cache levels $(L_2, L_3...)$, then main memory, then mass storage (virtual memory).
- Each level of the hierarchy is usually a subset of the level below: data found in a level is also found in the level below (farther from CPU) but at lower speed (longer access time).
- Each level maps addresses from a larger physical memory to a smaller level of physical memory closer to the CPU.
- This concept is greatly aided by the <u>principal of locality both temporal</u> and <u>spatial</u> which indicates that programs tend to reuse data and instructions that they have used recently or to use those stored nearby.

Memory Hierarchy: Motivation Processor-Memory (DRAM) Performance Gap



Processor-DRAM Performance Gap Impact

- To illustrate the performance impact, assume a single-issue pipelined CPU with CPI = 1 using non-ideal memory.
- Ignoring other factors, the minimum cost of a full memory access in terms of number of wasted CPU cycles:

Year	CPU speed MHZ	CPU cycle ns	Memory Access ns	Minimum CPU memory stall cycles
1986:	8	125	190	190/125 - 1 = 0.5
1989:	33	30	165	165/30 - 1 = 4.5
1992:	60	16.6	120	120/16.6 -1 = 6.2
1996:	200	5	110	110/5 - 1 = 21
1998:	300	3.33	100	100/3.33 - 1 = 29
2000:	1000	1	90	90/1 - 1 = 89
2002:	2000	.5	80	80/.5 - 1 = 159
2004:	3000	.333	60	60/.333 - 1 = 179


Memory Hierarchy: Motivation The Principle of Locality

- Programs usually access a relatively small portion of their address space (instructions/data) at any instant of time (program working set).
- Two Types of access locality:
 - <u>Temporal Locality:</u> If an item (instruction or data) is referenced, it will tend to be referenced again soon.
 - e.g. <u>instructions in the body of inner loops</u>
 - Spatial locality: If an item is referenced, items whose addresses are close will tend to be referenced soon.
 - e.g. <u>sequential instruction</u> execution, <u>sequential access</u> to elements of <u>array</u>


Access Locality & Program Working Set

• The presence of locality in program behavior or memory access patterns, makes it possible to satisfy a large percentage of memory accesses using <u>faster memory levels</u> with <u>much smaller capacity</u> than program address space.

Program Instruction Address Space



Program Data Address Space



Memory Hierarchy Operation

- If an instruction or operand is required by the CPU, the levels of the memory hierarchy are searched for the item starting with the level closest to the CPU (Level 1 cache):
 - If the item is found, it's delivered to the CPU resulting in <u>a cache</u> <u>hit</u> without searching lower levels.
 - If the item is missing in an upper level, resulting in <u>a cache miss</u>, the level just below is searched.
 - For systems with several levels of cache, the search continues with cache level 2, 3 etc.
 - If all levels of cache report a miss then main memory is accessed for the item.
 - CPU \leftrightarrow cache \leftrightarrow memory: Managed by hardware.
 - If the item is not found in main memory resulting in a page fault, then disk (virtual memory) is accessed for the item.
 - Memory ↔ disk: <u>Managed by the operating system</u> with hardware support

Memory Hierarchy: Terminology

- A Block: The smallest unit of information transferred between two levels.
- <u>Hit:</u> Item is found in some block in the upper level (example: Block X)
 - <u>Hit Rate:</u> The fraction of memory accesses found in the upper level.
 - Hit Time: Time to access the upper level which consists of
 - RAM access time + Time to determine hit/miss
- Miss: Item needs to be retrieved from a block in the lower level (Block Y)
 - Miss Rate = 1 (Hit Rate)
 - Miss Penalty: Time to replace a block in the upper level +
 M
 Time to deliver the missed block to the processor
- Hit Time << Miss Penalty

 To Processor
 Upper Level
 Memory
 Block X

 From Processor
 Block Y

 e.g cache

A block

Basic Cache Concepts

- Cache is the first level of the memory hierarchy searched first for the requested data.
- If the data requested by the CPU is present in the cache, it is retrieved from the cache and the data access is a cache hit. Otherwise, a cache miss and data must be read from main memory.
- On a cache miss, a block of data must be brought in from main memory to cache to possibly <u>replace</u> an existing cache block.
- The allowed cache block addresses where data blocks can be mapped (placed) into from main memory is determined by <u>cache placement</u> <u>strategy</u>.
- Locating a block of data in cache is handled by cache <u>block</u> <u>identification mechanism: Tag matching.</u>
- On a cache miss choosing the cache block being removed (replaced) is handled by the <u>block replacement strategy</u>.
- When a write to cache is requested, a number of main memory update strategies exist as part of *the cache write policy*.

Basic Cache Design & Operation Issues

- Q1: Where can a block be placed in cache? (Block placement strategy & Cache organization)
 - Fully Associative, Set Associative, Direct Mapped.
- Q2: How is a block found if it is in cache? (Block identification)
 - Tag/Block.
- Q3: Which block should be replaced on a miss? (Block replacement)
 - Random, LRU, FIFO.
- Q4: What occurs on a write? (Cache write policy)
 - Write through, write back.

Cache Organization & Placement Strategies

Placement strategies or mapping of a main memory data block onto cache block frames divide cache designs into three organizations:

- 1 <u>Direct mapped cache:</u> A block can be placed in only one location (cache block frame), given by the <u>mapping function</u>:
 - index = (Block address) MOD (Number of blocks in cache)
- Function Lully associative cache: A block can be placed anywhere in cache. (no mapping function).
 - 3 Set associative cache: A block can be placed in a restricted set of places, or cache block frames. A set is a group of block frames in the cache. A block is first mapped onto the set and then it can be placed anywhere within the set. The set in this case is chosen by:

Mapping Function

Mapping

index = (Block address) MOD (Number of sets in cache)


If there are n blocks in a set the cache placement is called n-way set-associative.

Cache Organization: Direct Mapped Cache

A block can be placed in one location only, given by:

(Block address) MOD (Number of blocks in cache)

In this case, mapping function: (Block address) MOD (8)



<u>Limitation of Direct Mapped Cache:</u> Conflicts between memory blocks that map to the same cache block frame

4KB Direct Mapped

Cache Example

1K = 1024 Blocks Each block = one word

Can cache up to 2^{32} bytes = 4 GB of memory

Mapping function:

Cache Block frame number = (Block address) MOD (1024)


i.e. index field or10 low bit of block address

Block Address = 30 bits

Tag = 20 bits


Index = 10 bits

Block offset
= 2 bits



Index field

64KB Direct Mapped Cache Example



Mapping Function: Cache Block frame number = (Block address) MOD (4096) i.e. index field or low 12 bits of block address

Cache Organization: Set Associative Cache

One-way set associative (direct mapped)

Block	Tag	Data
0		
1		
2		
3		
4		
5		
6		
7		

Set associative cache reduces cache misses by reducing conflicts between blocks that would have been mapped to the same cache block frame in the case of direct mapped cache

Two-way set associative

Set	Tag	Data	Tag	Data
0				
1				
2				
3				

Four-way set associative

Set	Tag	Data	Tag	Data	Tag	Data	Tag	Data
0								
1								


Eight-way set associative (fully associative)

Tag Data Tag Data Tag Data Tag Data Tag Data Tag Data Tag Data

Cache Organization/Mapping Example 2-way Fully associative: Direct mapped: Set associative: block 12 can go block 12 can go block 12 can go only into block 4 anywhere anywhere in set 0 (12 mod 8) (12 mod 4) Block 01234567 01234567 01234567 Block Block no. no. no. Cache 8 Block Frames Set Set Set Set 100 1 2 12 = 110000 Block frame address Block 111111222222222233 012345678901234 no. Memory 32 Block Frames

2 This example cache has eight block frames and memory has 32 blocks.

4K Four-Way Set Associative Cache: MIPS Implementation Example



Mapping Function: Cache Set Number = index= (Block address) MOD (256)

Locating A Data Block in Cache


- Each block frame in cache has an address tag.
- The tags of all cache blocks that might contain the requested data are checked in parallel.
- A valid bit is added to the tag to indicate whether this entry contains a valid address.
- The address from the CPU to cache is divided into:
 - A block address, further divided into:
 - An index field to choose a block frame/set in cache. (no index field for fully associative \$).
 - A tag field to search and match addresses in the selected set.
 - A block offset to select bytes from the block.

Block Add	Block	
Tag	Index	Offset

Address Field Sizes/Mapping



(size determined by amount of physical main memory cacheable)



Mapping function:

Cache set or block frame number = Index =
= (Block Address) MOD (Number of Sets)

No index/mapping function for fully associative cache

fully associativity = index 0 tag large direct mapped cache = index large tag small

Cache Replacement Policy

• When a cache miss occurs the cache controller may have to select a block of cache data to be removed from a cache block frame and replaced with the requested data, such a block is selected by one of three methods:

(No cache replacement policy in direct mapped cache)

– Random:

- Any block is randomly selected for replacement providing uniform allocation.
- Simple to build in hardware. Widely used cache replacement strategy.

– <u>Least-recently used (LRU):</u>

- Accesses to blocks are recorded and the block replaced is the one that was not used for the longest period of time.
- Full LRU is *expensive* to implement, as the number of blocks to be tracked increases, and is usually <u>approximated by block usage bits that are cleared at regular time intervals</u>.

- First In, First Out (FIFO):

• Because LRU is complicated to implement, this approximates LRU by determining the oldest block rather than LRU

Miss Rates for Caches with Different Size, Associativity & Replacement Algorithm Sample Data

Associativity: 2-way		way	4-way	8-way	
Size	LRU	Random	LRU Random	LRU	Random
16 KB	5.18%	5.69%	4.67% 5.29%	4.39%	4.96%
64 KB	1.88%	2.01%	1.54% 1.66%	1.39%	1.53%
256 KB	1.15%	1.17%	1.13% 1.13%	1.12%	1.12%

Program steady state cache miss rates are given Initially cache is empty and miss rates ~ 100%

FIFO replacement miss rates (not shown here) is <u>better than random</u> but <u>worse than LRU</u>

For SPEC92