SOFT COMPUTING AND NEXT GENERATION NETWORK LAB.

Verilog HDL 조합회로

"begin-end" vs "fork-join"

begin ~ end

- 이 안에 있는 명령들은 순차적으로 실행 앞에서 실행된 것이 뒤의 결과에 영향을 줌
- 한두 개가 아닌 여러 명령들이 일정 delay 후에 시작되어야 한다면, begin ~ end 구문 사용이 적합

fork ~ join

- 이 안에 있는 명령들은 병렬적으로 실행
- clock에 따라 동기화되어 작동하는 synchronous system을 표현하기에 적합

"begin-end" vs "fork-join"

```
module initial_begin_end();
                                                     module initial_fork_join();
reg clk,reset,enable,data;
                                                     reg clk,reset,enable,data;
initial begin
                                                     initial begin
$monitor("%g clk=%b reset=%b enable=%b
                                                      $monitor("%g clk=%b reset=%b enable=%b
data=%b",
                                                     data=%b",
  $time, clk, reset, enable, data);
                                                       $time, clk, reset, enable, data);
                                                     fork
#1 clk = 0;
                                                       #1 clk = 0;
#10 reset = 0;
                                                       #10 reset = 0;
#5 enable = 0;
                                                       #5 enable = 0;
#3 data = 0;
                                                       #3 data = 0;
                                                     join
#1 $display ("%g Terminating simulation", $time);
                                                      #1 $display ("%g Terminating simulation", $time);
$finish;
                                                      $finish;
end
                                                     end
endmodule
                                                     endmodule
```


"begin-end" vs "fork-join"

```
교 관리자: C:₩Windows₩system32₩cmd.exe
D:₩VHDL>vvp begin
0 clk=x reset=x enable=x data=x
  clk=0 reset=x enable=x data=x
  clk=0 reset=0 enable=x data=x
| 16 | c|k=0 reset=0 enable=0 data=x
19 clk=0 reset=0 enable=0 data=0
20 Terminating simulation
D:#VHDL>vvp fork
0 clk=x reset=x enable=x data=x
  clk=0 reset=x enable=x data=x
  clk=0 reset=x enable=x data=0
  clk=0 reset=x enable=0 data=0
10 clk=0 reset=0 enable=0 data=0
11 Terminating simulation
D:\VHDL>_
```

게이트 지연

```
1 // Verilog model of simple circuit with propagation delay
2 module Simple Circuit prop delay (A, B, C, D, E);
    output D, E;
    input
           A, B, C;
    wire
            w1;
6
    and
          \#(30) G1 (w1, A, B);
          #(10) G2 (E, C);
    not
          \#(20) G3 (D, w1, E);
    or
10 endmodule
11
12 // Testbench for Simple Circuit prop delay
13 // `timescale 1 ns / 100 ps
14 module t Simple Circuit prop delay;
    wire D, E;
    reg A, B, C;
16
17
18
    Simple Circuit prop delay M1 (A, B, C, D, E); // Instance name required
19
    initial
20
      begin
21
22
        $dumpfile("wave.vcd");
        $dumpvars(0, t Simple Circuit prop delay);
23
        A = 1'b0; B = 1'b0; C = 1'b0;
24
        #100 A = 1'b1; B = 1'b1; C = 1'b1;
26
      end
27
28
    initial #200 $finish;
29
30 endmodule
```

SCAININ LAB.



single Delay

```
module buf_gate ();
reg in;
wire out;
buf #(5) (out,in);
initial begin
 monitor ("Time = \%g in = \%b out=\%b",
$time, in, out);
 in = 0;
 #10 in = 1;
 #10 in = 0;
                                                             20 sec
                                                                            30 sec
                       Time
 #10 $finish;
                        in = 0
end
                       out = 0
endmodule
```

Two Delays

```
module buf_gate1 ();
reg in;
wire out;
buf #(2,3) (out,in);
initial begin
 $dumpfile("two_delay.vcd");
 $dumpvars;
 $monitor ("Time = %g in = %b out=%b", $time, in, out);
in = 0;
 #10 in = 1;
 #10 in = 0;
                                                              20 sec
                                              10 sec
                     Time
 #10 $finish;
                      in = 0
end
                     out = 0
endmodule
```

All delay

```
module delay();
reg in;
wire rise_delay, fall_delay, all_delay;
initial begin
 $monitor (
  "Time=%g in=%b rise_delay=%b fall_delay=%b",
  $time, in, rise_delay, fall_delay, all_delay);
 in = 0:
 #10 in = 1;
 #10 in = 0;
 #20 $finish;
                                                                      20 sec
                        Time
end
                               in
buf #(1,0)U_rise (rise_rise delay
buf #(0,1)U_fall (fall_d<sub>fall_delay</sub>
buf #1 U_all (all_delay, all delay
endmodule
```

SCANN LAB.

```
module udp_body_tb();
// This code shows how UDP body
primitive udp_body (
                                             reg b,c;
a, // Port a
                                             wire a:
b, // Port b
c // Port c
                                            udp_body udp (a,b,c);
output a;
                                             initial begin
input b,c;
                                              monitor("B = \%b C = \%b A = \%b",b,c,a);
                                              b = 0;
// UDP function code here
                                              c = 0;
// A = B | C;
                                              #1 b = 1;
table
                                              #1 b = 0;
// B C : A
                                              #1 c = 1;
 ? 1 :1;
                                              #1 b = 1'bx;
  1 ? :1;
                                              #1 c = 0;
  0 0 : 0:
                                              #1 b = 1;
endtable
                                              #1 c = 1'bx;
                                              #1 b = 0;
endprimitive
                                              #1 $finish;
                                             end
```

SCANN LAB.

?	0 or 1 or X	? means the variable can be 0 or 1 or x
b	0 or 1	Same as ?, but x is not included
f	(10)	Falling edge on an input
r	(01)	Rising edge on an input
p	(01) or (0x) or (x1) or (1 z) or (z1)	Rising edge including x and z
n	(10) or (1x) or (x0) or (0 z) or (z0)	Falling edge including x and z
*	(??)	All transitions
-	no change	No Change

User-defined Primitive

```
primitive UDP_02467 (D, A, B, C);
output D;
input A, B, C;
// Truth table for D = f(A, B, C) = ??(0, 2, 4, 6, 7);
table
//
                                                   // Column header comment
        Α
                                           0;
                                           0;
                                           0;
                         0
                         1
                                           1;
endtable
endprimitive
```

SCANN LAB.

User-defined Primitive

```
// Verilog model: Circuit instantiation of Circuit_UDP_02467
module Circuit_with_UDP_02467 (e, f, a, b, c, d);
output e, f;
input a, b, c, d;

UDP_02467 M0 (e, a, b, c);
```

(f, e, d); //Option gate instance name omitted

and

endmodule

UDP_02467

User-defined Primitive


```
23 // Verilog model: User-defined Primitive
24 primitive UDP 02467 (D, A, B, C);
    output D;
    input A, B, C;
27 // \text{ Truth table for D = f (A, B, C) = ??(0, 2, 4, 6, 7);}
    table
29 // A B C : D
                 // Column header comment
   0 0 0 : 1;
  0 0 1 : 0;
  0 1 0 : 1;
32
   0 1 1 : 0;
33
34
   1 0 0 : 1;
   1 0 1 : 0;
35
36 1 1 0 : 1;
37
   1 1 1 : 1;
    endtable
39 endprimitive
40 // Verilog model: Circuit instantiation of Circuit UDP 02467
41 module Circuit with UDP 02467 (e, f, a, b, c, d);
    output e, f;
   input a, b, c, d;
43
   UDP 02467 M0 (e, a, b, c);
    and
                (f, e, d); //Option gate instance name omitted
47 endmodule
```

t_Circuit_with_UDP_02467.v

```
module t_Circuit_with_UDP_02467;
wire
           E, F;
           A, B, C, D;
reg
 Circuit_with_UDP_02467 m0 (E, F, A, B, C, D);
initial #100 $finish;
initial begin
           $dumpfile("udp_wave.vcd");
            $dumpvars(0, t_Circuit_with_UDP_02467);
fork
 A = 0; B = 0; C = 0; D = 0;
 #40 A = 1;
 #20 B = 1;
 #40 B = 0;
 #60 B = 1:
 #10 C = 1; #20 C = 0; #30 C = 1; #40 C = 0; #50 C = 1; #60 C = 0; #70 C = 1;
 #20 D = 1;
join
end
endmodule
```

인에이블 입력을 갖는 2 to 4 라인 디코더

입력			출력			
E	В	\boldsymbol{A}	Y_3	Y_2	Y_1	Y_0
1	×	×	1	1	1	1
0	0	0	1	1	1	0
0	0	1	1	1	0	1
0	1	0	1	0	1	1
0	1	1	0	1	1	1




decoder_2x4_gates.v

```
testbench 에
#10 enable = 0; A = 0; B = 0;
#10 enable = 0; A = 0; B = 1;
#10 enable = 0; A = 1; B = 0;
#10 enable = 0; A = 1; B = 1;
#10 enable = 1; A = 0; B = 0;
#10 enable = 1; A = 0; B = 1;
#10 enable = 1; A = 1; B = 0;
#10 enable = 1; A = 1; B = 1;
```


decoder_2x4_gates.v

```
1 // Gate-level description of 2-to-4-line decoder
 2 // See Fig. 4-19. Note: The figure uses symbol E, but the
 3 // Verilog model uses enable to clearly indicate functionality.
 5 module decoder 2x4 gates (D, A, B, enable);
    output [0: 3] D;
    input
           A, B;
    input
           enable;
    wire
            A not, B not, enable not;
10
    not
      G1 (A not, A),
11
                                               testbench 에
      G2 (B not, B),
                                                 #10 enable = 0: A = 0: B = 0:
           (enable not, enable);
      G3
13
                                                 #10 enable = 0: A = 0: B = 1:
14
    nand
           (D[0], A not, B not, enable not),
15
      G4
                                                 #10 enable = 0: A = 1: B = 0:
      G5 (D[1], A not, B, enable not),
16
                                                 #10 enable = 0: A = 1: B = 1:
      G6 (D[2], A, B not, enable not),
17
                                                 #10 enable = 1: A = 0: B = 0:
           (D[3], A, B, enable not);
18
19 endmodule
                                                 #10 enable = 1: A = 0: B = 1:
                                                 #10 enable = 1: A = 1: B = 0:
                                                 #10 enable = 1: A = 1: B = 1:
```

2x1 mux



선택선	출력	
S	F	
0	D_0	
1	D_1	



mux_2x1_df.v

```
// Dataflow description of 2-to-1 line multiplexer
// from Example 4-6
module mux_2x1_df (
                             module mux_2x1_df (m_out, A, B, select);
                              output m_out,
  output
              m_out,
                              input A, B;
 input A, B,
                              input select;
 input select
                                      testbench 에
 assign m_out = (select)? A : B;
                                      t_{select} = 1; t_{A} = 0; t_{B} = 1;
 endmodule
                                        #10 t A = 1; t B = 0;
                                        #10 t_select = 0;
                                        #10 t A = 0; t B = 1;
```