ECE 5730 Memory Systems Spring 2009

More on Memory Scheduling



Announcements


Exam I average = ?

- Course project proposal
 - What you propose to investigate
 - What resources you plan to use (tools, benchmarks, machines)
 - The step-by-step approach you will take
 - Emailed to me by this Friday at 5pm EDT
 - 10 points off final project grade if late

Where We're Headed

- Memory controllers
 - Scheduling of read and write commands
 - Refresh management
- Memory power management
- Memory case studies

Memory Scheduler Organization



FR-FCFS Scheduler


- First-ready, first-come-first-service [Rixner00]
- Widely compared with new scheduling ideas

```
> actually pretty good other schemes do only marginally better
```

- Column commands have priority over row
- In case of a tie, select oldest command

Burst Scheduling

Accesses to same bank and row are grouped into bursts




how to take advantage of open rows? prioritize and group!

we have to guarantee some degree of fairness.

can't let command, sit ide freue, etc.

Burst Scheduler Organization



Burst Scheduler Organization

- Read and write queues implemented as a global pool of queue entries
- Newly arriving requests join an existing burst group or create new one
- Bank arbiters select a request for each bank, and the scheduler selects one of these requests
- Older bursts generally receive priority, but long newer bursts may delay shorter older ones

3 different algorithms

Burst Scheduler Components

- Access enter queue
 - Determines actions when a new request arrives
- Bank arbiter
 - Selects one request from the queue for its bank
- Transaction scheduler
 - Selects one transaction to be sent on the channel

Access Enter Queue Algorithm

subroutine AccessEnterQueue(access)

1:	if access is a read then for well but
2:	if access is a read then if hit in the write queue then forward the letest write data to access
3:	forward the latest write data to access
4:	send response to access
5:	else if found an existing burst in read queue then
6:	append access to that burst - and to burst
	else
7:	create a new burst
8:	append the new burst to read queue
	end if
	else struct in
9:	append access to the write queue the wate queue
10:	send response to access
	end if

[Shao07]

Bank Arbiter Algorithm

subroutine BankArbiter(ongoing_access)

	544	Dulling Dulling in the Control of th
	1:	if ongoing_access == NULL then entry a full wife gray
	2:	if write queue is full then empty a full with queue
	3:	$ongoing_access = oldest$ write in write queue
	4:	else if write queue length > threshold and if write queue
write		last access was an end of burst and is filling up and
piggybacking		any row hit in write queue then
piggybacking	5:	ongoing_access = oldest row hit write work to the bush
	6:	else if write queue is not empty and
		read queue is empty then the we have no reas,
	7:	ongoing_access = oldest write in write queue
		else
	8:	ongoing_access = first read in next burst
		end if
	9:	else if ongoing_access is a write and
read		read queue is not empty and worky, and we're mostly
preemption		write queues length < threshold then done wrang then
	10:	reset ongoing_access
	11:	ongoing_access = first read in next burst read lens the work
[Shao07]		end if Lecture 16: 11

Transaction Scheduler Algorithm

- Queued cmd is unblocked if it can be issued without violating DRAM timing constraints
- Unblocked cmd priority (1 = highest)

/	buscuth
	table

		Same	Same	Other
		bank	rank	ranks
	Bank precharge	5	5	5
Read	Row activate	5	5	5
	Column access	2	1	7
	Bank precharge	6	6	6
Write	Row activate	6	6	6
	Column access	4	3	8

Oldest cmd selected if a tie

[Shao07] Lecture 16: 12

Transaction Scheduler Algorithm

subroutine TransactionScheduler(last_bank, last_rank)

1:	if $last_bank$ has unblocked col access then
2:	schedule the unblocked col access
3:	else if any unblocked col access in $last_rank$ then
4:	schedule the oldest unblocked col access
5:	else if any unblocked precharge or row activate ther
6:	schedule the oldest precharge or row activate
7:	else if any unblocked col access in other ranks then
8:	schedule the oldest unblocked col access
	end if
9:	if access scheduled then
10:	if scheduled access has completed then
11:	send response to that access
	end if
12:	$last_bank$ = scheduled access's target bank
13:	$last_rank = $ scheduled access's target rank
	else
14:	$last_bank$ = the bank having the oldest access
15:	$last_rank$ = the rank having the oldest access
	end if

[Shao07]

busically
the sum
as the

Avoiding Hazards

read after with

 RAW: Incoming reads that hit in the write queue have results forwarded to them

write after read

 WAR: Within bursts, writes are always piggybacked after reads

write after work

 WAW: Within bursts, newer writes are always piggybacked after older ones

Not hard, just some comparatures and logor

Performance Evaluation

Evaluated scheduling policies


name scheduler

	rionie schedule	
ا `	BkInOrder	In order intra banks, round robin inter banks
ĺ	RowHit	Row hit first intra bank, round robin inter
		banks [13] = rixner's scheme
	Intel	Intel's memory scheduling [14]
	Intel_RP	Intel's scheduling with read preemption
ĺ	Burst	Burst scheduling
ĺ	Burst_RP	Burst scheduling with read preemption
	Burst_WP	Burst scheduling with write piggybacking
	Burst_TH	Burst scheduling with threshold (52)

with write queue of 64 entries

[Shao07] Lecture 16: 15


Access Latency Comparison



but more write queue stalls!

[Shao07]

Execution Time Comparison



[Shao07] Lecture 16: 17

Moar different scheme! "

Adaptive History-Based Scheduling

 Command selection based on past command history and queued unblocked commands


Timbe stake much me

Multiple arbiter algorithms implemented as FSMs

is different algarithms for different situations

 One of the FSMs selected to determine which cmd to issue

Power5 Memory System




Example Arbiter FSM

 Assume MC connects to one external SMI chip that connects to two DIMM ports

54x4x4 -J

- Four possible commands: R0, R1, W0, W1
- Keep history of last 3 cmds (64 state FSM)
- Partial state diagram



[Hur04]

Arbiter Algorithms

Command pattern

Tries to achieve some ratio of reads to writes

- using the state muchine to issue commands to get a certain retro

42 • Expected latency

 Selects the cmd that can be issued the soonest considering conflicts with recently issued commands

- try to go fast & avoid contlists

- Probabilistic arbiter
 - Probabilistically chooses one of the two algorithms

- Chooses between #1 and #2

Command Pattern Algorithm

- Goal is to achieve on average some ratio of reads to writes
- History of last n commands is kept
- Cmd that (when issued) gives closest to the desired ratio is chosen
 - Example: R0, R1, W0 ⇒ W0 and W1 have priority if goal is to achieve 1/1 ratio of reads to writes
- Ties broken through another criteria, e.g., lowest expected latency

Expected Latency Algorithm

Algorithm 2 expected_latency_arbiter(n)

```
//n is the history string size
 1: for all command sequences of size n do
 2:
       for each possible next command do
 3.
         Calculate the expected latency, T_{delay}.
 4:
       end for
 5.
       Sort possible commands with respect to T_{delay}.
 6:
       for commands with equal expected latency value do
 7:
         Use Read/Write ratios to make decisions.
 8:
       end for
 9:
10:
       for each possible next command do
11:
         Output the next state in the FSM.
12:
       end for
13:
14: end for
```

[Hur04] Lecture 16: 23

Probabilistic Arbiter

 Probabilistically chooses between command pattern and expected latency algorithms

Algorithm 3 probabilistic_arbiter

1: if random_number < threshold then

command_pattern_arbiter


3: else

4: expected_latency_arbiter

5: end if

[Hur04] Lecture 16: 24

Adaptive Selection of Arbiters



[Hur04] Lecture 16: 25

Adaptive Selection of Arbiters

- Three arbiters that differ in R/W ratio
 - 2R/1W, 1R/1W, 1R/2W
- Calculate R/W ratio every 10K processor cycles
- If R/W > 1.2, pick 2R/1W
- If R/W < 0.8, pick 1R/2W
- Else, pick 1R/1W


Adaptive + FR-FCFS

FR-FCFS selects cmd in each rank in each port

 Adaptive history-based scheduler chooses among selected channel and rank cmds

Performance Improvement





Next Time

Memory Scheduling For CMPs