


#### Computer Architecture

A Quantitative Approach, Fifth Edition



#### Chapter 4

Data-Level Parallelism in Vector, SIMD, and GPU Architectures

Soontae Kim
Spring 2017
School of Computing, KAIST



### **Announcement**

- Term project
  - Final presentations on June 7 and 9
  - Final report due on June 16



### **SIMD Extensions**

- Media applications operate on data types narrower than the native word size
  - Example: disconnect carry chains to "partition" adder
- Limitations, compared to vector instructions:
  - Number of data operands encoded into op code
  - No sophisticated addressing modes (strided, scattergather)
  - No mask registers



### **SIMD Implementations**

- Implementations:
  - Intel MMX (1996)
    - Eight 8-bit integer ops or four 16-bit integer ops
  - Streaming SIMD Extensions (SSE) (1999)
    - Eight 16-bit integer ops
    - Four 32-bit integer/fp ops or two 64-bit integer/fp ops
  - Advanced Vector Extensions (AVX) (2010)
    - Four 64-bit integer/fp ops
  - Operands must be consecutive and aligned memory locations



Instruction category	n category Operands	
Unsigned add/subtract	Thirty-two 8-bit, sixteen 16-bit, eight 32-bit, or four 64-bit	
Maximum/minimum	Thirty-two 8-bit, sixteen 16-bit, eight 32-bit, or four 64-bit	
Average	Thirty-two 8-bit, sixteen 16-bit, eight 32-bit, or four 64-bit	
Shift right/left	Thirty-two 8-bit, sixteen 16-bit, eight 32-bit, or four 64-bit	
Floating point	Sixteen 16-bit, eight 32-bit, four 64-bit, or two 128-bit	

**Figure 4.8** Summary of typical SIMD multimedia support for 256-bit-wide operations. Note that the IEEE 754-2008 floating-point standard added half-precision (16-bit) and quad-precision (128-bit) floating-point operations.

AVX Instruction	Description		
VADDPD	Add four packed double-precision operands		
VSUBPD	Subtract four packed double-precision operands		
VMULPD	Multiply four packed double-precision operands		
VDIVPD	Divide four packed double-precision operands		
VFMADDPD	Multiply and add four packed double-precision operands		
VFMSUBPD	Multiply and subtract four packed double-precision operands		
VCMPxx	Compare four packed double-precision operands for EQ, NEQ, LT, LE, GT, GE,		
VMOVAPD	Move aligned four packed double-precision operands		
VBROADCASTSD	TSD Broadcast one double-precision operand to four locations in a 256-bit register		

Figure 4.9 AVX instructions for x86 architecture useful in double-precision floating-point programs. Packed-double for 256-bit AVX means four 64-bit operands executed in SIMD mode. As the width increases with AVX, it is



# **Graphics Processing Units**

Given the hardware invested to do graphics well, how can it be supplemented to improve performance of a wider range of applications?

#### Basic idea:

- Heterogeneous execution model
  - CPU is the host, GPU is the device
- Develop a C-like programming language for GPU
- Unify all forms of GPU parallelism as CUDA thread
- Programming model is "Single Instruction Multiple Thread", SIMT



#### **Threads and Blocks**

- A thread is associated with each data element
- Threads are organized into blocks
- Blocks are organized into a grid

GPU hardware handles thread management, not applications or OS



#### **Example**

```
// Invoke DAXPY
                daxpy(n, 2.0, x, y);
                // DAXPY in C
                void daxpy(int n, double a, double *x, double *y)
                            for (int i = 0; i < n; ++i)
                                   y[i] = a*x[i] + y[i];
                // Invoke DAXPY with 256 threads per Thread Block
#thread blocks __host.
                                                          #threads per block
                int nblocks = (n + 255) / 256;
                   daxpv << nblocks, 256>>> (n, 2.0, x, y):
                // DAXPY in CUDA
                device
                void daxpy(int n, double a, double *x, double *y)
                         Block id #threads per block thread id
                   int i = blockIdx.x*blockDim.x + threadIdx.x:
                   if (i < n) y[i] = a*x[i] + y[i];
```



#### **NVIDIA GPU Architecture**

- Similarities to vector machines:
  - Works well with data-level parallel problems
  - Scatter-gather transfers
  - Mask registers
  - Large register files

#### Differences:

- No scalar processor
- Uses multithreading to hide memory latency
- Has many functional units, as opposed to a few deeply pipelined units like a vector processor



### **Example**

- Multiply two vectors of length 8192
  - Code that works over all elements is the grid
  - Thread blocks break this down into manageable sizes
    - 512 threads per block, 16 thread blocks
  - SIMD instruction executes 32 elements at a time
  - Block is analogous to a strip-mined vector loop with vector length of 32
  - Block is assigned to a multithreaded SIMD processor by the thread block scheduler
  - Current-generation GPUs (Fermi) have 7-15 multithreaded SIMD processors



		Τ	A[ 0 ] = B [ 0 ] * C[ 0 ]
		SIMD	A[ 1 ] = B [ 1 ] * C[ 1 ]
		Thread0	
			A[ 31 ] = B [ 31 ] * C[ 31 ]
			A[ 32] = B[ 32] * C[ 32]
		SIMD Thread1	A[ 33 ] = B [ 33 ] * C[ 33 ]
	Thread		
	Block		A[ 63] = B[ 63] * C[ 63]
	0		A[ 64] = B[ 64] * C[ 64]
			A[ 479] = B[ 479] * C[ 479]
			A[ 480] = B[ 480] * C[ 480]
		SIMD Thread1	A[ 481] = B[ 481] * C[ 481]
		5	
			A[ 511] = B [ 511 ] * C[ 511 ]
l '			A[ 512] = B[ 512] * C[ 512]
Grid		•••	
١,			A[ 7679] = B [7679] * C[ 7679]
			A[ 7680] = B [7680] * C[ 7680]
		SIMD Thread0	A[ 7681] = B [7681] * C[ 7681]
			A[ 7711] = B [ 7711 ] * C[ 7711 ]
		Block	A[ 7712] = B [ 7712 ] * C[ 7712 ]
			A[ 7713] = B [7713] * C[ 7713]
	Thread		
	Block 15		A[ 7743] = B [7743] * C[ 7743]
	15		A[ 7744] = B [7744] * C[ 7744]
			A[ 8159] = B [8159] * C[ 8159]
		CIMD	A[ 8160] = B [8160] * C[ 8160 ]
		SIMD Thread1 5	A[ 8161] = B [8161] * C[ 8161]
			A[ 8191] = B [8191] * C[ 8191]

Figure 4.13 The mapping of a Grid (vectorizable loop), Thread Blocks (SIMD basic blocks), and threads of SIMD instructions to a vector-vector multiply, with each vector being 8192 elements long. Each thread of SIMD instructions calculates 32 elements per instruction, and in this example each Thread Block contains 16 threads of SIMD instructions and the Grid contains 16 Thread Blocks. The hardware Thread Block Scheduler assigns Thread Blocks to multithreaded SIMD Processors and the hardware Thread Scheduler picks which thread of SIMD instructions to run each clock cycle within a SIMD Processor. Only SIMD Threads in the same Thread Block can communicate via Local Memory. (The maximum number of SIMD Threads that can execute simultaneously per Thread Block is 16 for Teslageneration GPUs and 32 for the later Fermi-generation GPUs.)



Туре	More descrip- tive name	Closest old term outside of GPUs	Official CUDA/ NVIDIA GPU term	Book definition
Program abstractions	Vectorizable Loop	Vectorizable Loop	Grid	A vectorizable loop, executed on the GPU, made up of one or more Thread Blocks (bodies of vectorized loop) that can execute in parallel.
	Body of Vectorized Loop	Body of a (Strip-Mined) Vectorized Loop	Thread Block	A vectorized loop executed on a multithreaded SIMD Processor, made up of one or more threads of SIMD instructions. They can communicate via Local Memory.
	Sequence of SIMD Lane Operations	One iteration of a Scalar Loop	CUDA Thread	A vertical cut of a thread of SIMD instructions corresponding to one element executed by one SIMD Lane. Result is stored depending on mask and predicate register.
Machine object	A Thread of SIMD Instructions	Thread of Vector Instructions	Warp	A traditional thread, but it contains just SIMD instructions that are executed on a multithreaded SIMD Processor. Results stored depending on a per-element mask.
	SIMD Instruction	Vector Instruction	PTX Instruction	A single SIMD instruction executed across SIMD Lanes.
Processing hardware	Multithreaded SIMD Processor	(Multithreaded) Vector Processor	Streaming Multiprocessor	A multithreaded SIMD Processor executes threads of SIMD instructions, independent of other SIMD Processors.
	Thread Block Scheduler	Scalar Processor	Giga Thread Engine	Assigns multiple Thread Blocks (bodies of vectorized loop) to multithreaded SIMD Processors.
	SIMD Thread Scheduler	Thread scheduler in a Multithreaded CPU	Warp Scheduler	Hardware unit that schedules and issues threads of SIMD instructions when they are ready to execute; includes a scoreboard to track SIMD Thread execution.
	SIMD Lane	Vector Lane	Thread Processor	A SIMD Lane executes the operations in a thread of SIMD instructions on a single element. Results stored depending on mask.
Memory hardware	GPU Memory	Main Memory	Global Memory	DRAM memory accessible by all multithreaded SIMD Processors in a GPU.
	Private Memory	Stack or Thread Local Storage (OS)	Local Memory	Portion of DRAM memory private to each SIMD Lane.
	Local Memory	Local Memory	Shared Memory	Fast local SRAM for one multithreaded SIMD Processor, unavailable to other SIMD Processors.
	SIMD Lane Registers	Vector Lane Registers	Thread Processor Registers	Registers in a single SIMD Lane allocated across a full thread block (body of vectorized loop).



Figure 4.12 Quick guide to GPU terms used in this chapter. We use the first column for hardware terms. Four Copyright © 2012, Elsevier IIIC. All rights reserved.

## **Terminology**


- Threads of SIMD instructions
  - Each has its own PC
  - Thread scheduler uses scoreboard to dispatch
  - No data dependencies between threads!
  - Keeps track of up to 48 threads of SIMD instructions
    - Hides memory latency
- Thread block scheduler schedules blocks to SIMD processors
- Within each SIMD processor:
  - 32 SIMD lanes
  - Wide and shallow compared to vector processors




### **Example**

- NVIDIA GPU has 32,768 registers
  - Divided into lanes
  - Each SIMD thread is limited to 64 registers
  - SIMD thread has up to:
    - 64 vector registers of 32 32-bit elements
    - 32 vector registers of 32 64-bit elements
  - Fermi has 16 physical SIMD lanes, each containing 2048 registers






**Figure 4.14** Simplified block diagram of a Multithreaded SIMD Processor. It has 16 SIMD lanes. The SIMD Thread Scheduler has, say, 48 independent threads of SIMD instructions that it schedules with a table of 48 PCs.



**Figure 4.15 Floor plan of the Fermi GTX 480 GPU.** This diagram shows 16 multi-threaded SIMD Processors. The Thread Block Scheduler is highlighted on the left. The GTX 480 has 6 GDDR5 ports, each 64 bits wide, supporting up to 6 GB of capacity. The Host Interface is PCI Express 2.0 x 16. Giga Thread is the name of the scheduler that distributes thread blocks to Multiprocessors, each of which has its own SIMD Thread Scheduler.






**Figure 4.16 Scheduling of threads of SIMD instructions.** The scheduler selects a ready thread of SIMD instructions and issues an instruction synchronously to all the SIMD Lanes executing the SIMD thread. Because threads of SIMD instructions are independent, the scheduler may select a different SIMD thread each time.



# **NVIDIA GPU Memory Structures**

- Each SIMD Lane has private section of off-chip DRAM
  - "Private memory"
  - Contains stack frame, spilling registers, and private variables
- Each multithreaded SIMD processor also has local memory
  - Shared by SIMD lanes / threads within a block
- Memory shared by SIMD processors is GPU Memory
  - Host can read and write GPU memory





**Figure 4.18 GPU Memory structures.** GPU Memory is shared by all Grids (vectorized loops), Local Memory is shared by all threads of SIMD instructions within a thread block (body of a vectorized loop), and Private Memory is private to a single CUDA Thread.

### Fermi Architecture Innovations

- Each SIMD processor has
  - Two SIMD thread schedulers, two instruction dispatch units
  - 16 SIMD lanes for each thread(SIMD width=32, chime=2 cycles) 16 load-store units, 4 special function units
  - Thus, two threads of SIMD instructions are scheduled every two clock cycles
- Fast double precision
- Caches for GPU memory
- 64-bit addressing and unified address space
- Error correcting codes
- Faster context switching
- Faster atomic instructions



### Fermi Multithreaded SIMD Proc.

