ECE 5730 Memory Systems Spring 2009

DRAM Access Protocol



Announcements


Quiz 7 on Tuesday

- Quiz 6
 - Average = 5.65/10
- Quiz 5 (Feb 24): I'll give credit for 2(c) and 3(d)
- Exam I
 - Wednesday, March 11, 6:30-9:30pm, location TBD
 - Friday, March 13, 1:30-4:30pm, location TBD

Where We're Headed

- ✓ Overall DRAM organization
- ✓ Evolution of DRAMs and their basic operation
- ✓ DRAM internals
- DRAM access protocol and constraints
- Memory controllers
- Case studies

Sneak Peak at a Memory Controller




- A high performance MC must know

 A high
 - How addresses map to banks and ranks (+rans lation)
 - Open page in each bank (what row address will hit)
 Required intra- and inter-command latencies

 - DRAM max power constraints

3 doing repeated access new cause overheating

SDRAM Command and Data Movement



command transport and decode


[11.1]

- in bank data movement
- in device data movement
- system data transport

-> may include

transfer on 1/0

Generic DRAM Command Format



t_{CMD}: max time to transport cmd from MC to DRAM & ansher cont for +

t_{parameter1}: min time required between two cmds sharing same bank

t_{parameter2}: min time required between two cmds sharing other resources

usually Wocircum

[11.2] Lecture 11: 6

Major SDRAM Timing Parameters

Parameter	Description
t_{AL}	Added Latency to column accesses, used in DDRx SDRAM devices for posted CAS commands.
t _{BURST}	Data burst duration. The time period that data burst occupies on the data bus. Typically 4 or 8 beats of data. In DDR SDRAM, 4 beats of data occupy 2 full clock cycles.
t_{CAS}	Column Access Strobe latency. The time interval between column access command and the start of data return by the DRAM device(s). Also known as $t_{\rm CL}$.
t_{CCD}	Column-to-Column Delay. The minimum column command timing, determined by internal burst (prefetch) length. Multiple internal bursts are used to form longer burst for column reads. $t_{\rm CCD}$ is 2 beats (1 cycle) for DDR SDRAM, and 4 beats (2 cycles) for DDR2 SDRAM.
t _{CMD}	Command transport duration. The time period that a command occupies on the command bus as it is transported from the DRAM controller to the DRAM devices.
t_{CWD}	Column Write Delay. The time interval between issuance of the column-write command and placement of data on the data bus by the DRAM controller.
t _{FAW}	Four (row) bank Activation Window. A rolling time-frame in which a maximum of four-bank activation can be engaged. Limits peak current profile in DDR2 and DDR3 devices with more than 4 banks.

[11.1] Lecture 11: 7

Major SDRAM Timing Parameters

Parameter	Description
tost	ODT Switching Time. The time interval to switching ODT control from rank to rank.
t _{RAS}	Row Access Strobe. The time interval between row access command and data restoration in a DRAM array. A DRAM bank cannot be precharged until at least $t_{\rm RAS}$ time after the previous bank activation.
t _{RC}	Row Cycle. The time interval between accesses to different rows in a bank. $t_{\rm RC}=t_{\rm RAS}+t_{\rm RP}$.
t _{RCD}	Row to Column command Delay. The time interval between row access and data ready at sense amplifiers.
t _{RFC}	Refresh Cycle time. The time interval between Refresh and Activation commands.
t _{RP}	Row Precharge. The time interval that it takes for a DRAM array to be precharged for another
	row access.


[11.1] Lecture 11: 8

Major SDRAM Timing Parameters

Parameter	Description
t _{RRD}	Row activation to Row activation Delay. The minimum time interval between two row activation commands to the same DRAM device. Limits peak current profile.
t _{RTP}	Read to Precharge. The time interval between a read and a precharge command.
t _{RTRS}	Rank-to-rank switching time. Used in DDR and DDR2 SDRAM memory systems; not used in SDRAM or Direct RDRAM memory systems. One full cycle in DDR SDRAM.
t _{WR}	Write Recovery time. The minimum time interval between the end of a write data burst and the start of a precharge command. Allows sense amplifiers to restore data to cells.
t _{WTR}	Write To Read delay time. The minimum time interval between the end of a write data burst and the start of a column-read command. Allows I/O gating to overdrive sense amplifiers before read command starts.


[11.1] Lecture 11: 9

Row Access



[11.3] Lecture 11: 10

Column Read




t_{CAS}: max time to move data from sense amps to data bus

t_{CCD}: internal DRAM burst length (1 for DDR, 2 for DDR2, 4 for DDR3)

t_{BURST}: data bus burst length

pasking bur speed is fire, but you have to bewore of Enternal workers.

[11.4]




To select column)

To select column column

To select column c

Precharge (with a bank?)



t_{RP}: min time to precharge a new row

t_{RC}: min time between back-to-back row accesses


-> 2 consecution accesses on 2 different rows (pager)

> do I prechange? or do I assume I'll get another access

[11.6] to a different ashum?

Lecture 11: 13

Refresh



t_{RFC}: max time to complete refresh cmd

```
> opening a particular row is basically a refresh

> typically opens tons of stuff simultaneously

> high current operation

> as through in series, stager prechange
```

[11.7] Lecture 11: 14

Refresh Cycle Times


DRAM Device Family	Voltage	DRAM Device Capacity	Number of Banks	Number of Rows	Row Size	Refresh Count	t _{RC}	t _{RFC}
DDR	2.5 V	256 Mb	4	8192	1 kB	8192	60 ns	67 ns
		512 Mb	4	8192	2 kB	8192	55 ns	70 ns
DDR2	1.8 V	256 Mb	4	8192	1 kB	8192	55 ns	75 ns
		512 Mb	4	16384	1 kB	8192	55 ns	105 ns
		1024 Mb	8	16384	1 kB	8192	54 ns	127.5 ns
		2048 Mb	8	32768	1 kB	8192	~	197.5 ns
		4096 Mb	8	65536	1 kB	8192	~	327.5 ns

lots of bits of so lots of current to refresh

abot loyer Chu to current


[11.2] Lecture 11: 15

Read Cycle




[11.8] Lecture 11: 16

Write Cycle



[11.9] Lecture 11: 17

Column Read with Auto Precharge




Normal column read cmd with a particular address bit =1

we're going to have to prechenge on read, so let's just do it automatically.

[11.10] Lecture 11: 18

Row Access with Posted CAS




 t_{AL} = delay until the column read takes effect (programmed into mode reg)

[11.11] Lecture 11: 19

DRAM Command Interactions


- DRAM commands can be scheduled consecutively subject to resource constraints
 - Banks
 - Sense amps
 - I/O circuits
 - Command/address and data buses
- Maximum device current limitations must be respected as well
- Note: I'm not covering every detail
 - See book if interested

Read Page Hits in Two Banks




[11.12] Lecture 11: 21

Page Hit Followed by Page Miss




[11.16] Lecture 11: 22

With Command Reordering



[11.17] Lecture 11: 23


Column Reads to Different Ranks



t_{RTRS} = dead time to hand-off DQS control to other rank

[11.18] Lecture 11: 24


Column Writes to Different Ranks



can change termination characteristics


 t_{OST} = time to switch off on-die termination (OTD) - time to switch on ODT

(DDR2 and DDR3)




[11.19, 9.22] Lecture 11: 25

Write Page Hit, Page Miss (Diff Ranks)




[11.20] Lecture 11: 26

Read Page Hit, Write Page Hit



[11.21] Lecture 11: 27


Read Page Hit, Write Page Miss



reorder read 0 and prec?


[11.22] Lecture 11: 28

Write Page Hit, Read Page Hit




[11.23] Lecture 11: 29

Write Hit, Read Hit (Diff Ranks)



[11.25] Lecture 11: 30

Write Page Hit, Read Page Miss




[11.27] Lecture 11: 31

DRAM Power Constraints


- The cost of rapidly increasing DRAM clock rates is increased power consumption
- DRAM manufacturers constrain the activity rate so as not to exceed thermal limits

DRAM Current Profile of Read



[11.30] Lecture 11: 33

Back-to-Back Reads to Different Banks



[11.31] Lecture 11: 34

DDR2 Power-related Parameters


Device Configuration	512 Mbit x 4	256 Mbit x 8	128 Mbit x 16
Data bus width	4	8	16
Number of banks	8	8	8
Number of rows	16384	16384	8192
Number of columns	2048	1024	1024
Row size (bits)	8192	8192	16384
t _{RRD} (ns)	7.5	7.5	10
t _{FAW} (ns)	37.5	37.5	50

 t_{RRD} = min time between row activations

 t_{FAW} = min time in which four row activations can occur

[11.3] Lecture 11: 35

DDR2 Power-related Parameters



[11.32] Lecture 11: 36

Some MC Decisions

- How to map the address into rank and bank
- When to close an open page
- Ordering of queued operations (scheduling)
 - Low latency
 - High cmd/address and bus utilization

Next Time

Memory Controllers