

## Exercises: Cache coherence

**This is not a homework!**

### Questions

1. We have multi-core processor illustrated in Figure 1. In this processor, we use coherency protocol described in Figure 2. Timing parameters are presented in Figure 3.




Figure 1. Multicore (point-to-point) multiprocessor.



For the following code sequences, compute the total stall cycles for the base MSI protocol. Assume that state transitions that do not require bus transactions incur no additional stall cycles.

- a. P1: read 110  
P3: read 110  
P0: read 110
- b. P1: read 120  
P3: read 120  
P0: read 120
- c. P0: write 120  $\leftarrow$  80  
P3: read 120  
P0: read 120
- d. P0: write 108  $\leftarrow$  88  
P3: read 108  
P0: write 108  $\leftarrow$  98

2. Explain and draw the state transition diagram of MOESI protocol.