
## CIT 5930 Module05 HW: Datapath

Due Date: Wednesday 10/2 @11:59pm

Which Lectures Should I Watch to Complete this Assignment?: Module05 Video lectures can be found on canvas under "Class Recordings" PDF files of the module lectures can be found on canvas under "Files->Module Slides"



the following division algorithm written in pseudocode below:


C=0; // you don't need to code this line do { A=A-B; } while (A>=0); C=C+1; C=C-1;

NOTE: this algorithm uses a "do-while" loop. It is slightly different than a normal "while" loop. The computer will always go through the loop once, and then check the condition before it performs it again. This differs from a "while" loop that will only perform the loop IF the condition is first met.

a. Show a Flow Chart, like the one shown on slide 5-36, this will help you break the program into its

various "states."

- b. Show a table like the one shown on slide 5-41, listing the values of the control signals necessary to implement the algorithm above.
- i. You may assign registers any way you like to hold your variables and necessary data, but state it up front & give their initial values.
- ii. You don't need to have instructions to set values of the registers.
- c. Show an "Execution Trace" like the one shown on slide 5-43 for your program in step
- (b). For your trace, assume A=5 and B=2



- These specifications may or may not be useful in the construction of the timing diagram
- The period of the clock is 10ns
- The propagation delay for reading from the register file is: 2.5ns
- The propagation delay for writing to the register file is: 3.5ns
- The propagation delay for reading from the control memory is: 1ns

- The propagation delay for the ALU is 2ns for addition
- The propagation delay for the ALU is 2.5ns for subtraction
- The propagation delay for the Test box is 0.5ns
- The propagation delay for Test MUX is 0.5ns
- The propagation delay for the incrementor box is 1.5ns
- The propagation delay for the PC register is 1.5ns o notice on the timing diagram that it took 1. ns for the PC=0 after the clock went from 0 to 1 you must account for the propagation delay of each component like this, e.g. the ALU takes 2ns for addition

After constructing the timing diagram, answer the following:

