
Performance Modelling - RISC-V processor

This project will require you to implement cycle-accurate simulators of a 32-bit RISC-V processor in C++ or Python. The skeleton code for the assignment is given in file (NYU_RV32I_6913.cpp or NYU_RV32I_6913.py).

The simulators should take in two files as inputs: imem.text and dmem.txt files The simulator should give out the following:

- cycle by cycle state of the register file (RFOutput.txt)
- Cycle by cycle microarchitectural state of the machine (StateResult.txt)
- Resulting dmem data after the execution of the program (DmemResult.txt)



The simulator should support the following set of instructions.

Mnemonic	Туре	Full Name	Psuedocode	Details
ADD	R	Addition	rd = rs1 + rs2	Store the result of rs1 + rs2 in register rd.
SUB	R	Subtraction	rd = rs1 - rs2	Store the result of rs1 - rs2 in register rd.
XOR	R	Bitwise XOR	rd = rs1 ^ rs2	Store the result of rs1 ^ rs2 in register rd.
OR	R	Bitwise OR	rd = rs1 rs2	Store the result of rs1 rs2 in register rd.

AND	R	Bitwise AND	rd = rs1 & rs2	Store the result of rs1 & rs2 in register rd.			
				Add the sign-extended immediate to			
ADDI	I	Add Immediate	register rs1 and store in rd. Overflow bits ignored.				
				Bitwise XOR the sign-extended immediate to			
XORI	I	XOR Immediate	rd = rs1 ^ sign_ext(imm)	register rs1 and store result in rd.			
				Bitwise OR the sign-extended immediate to			
ORI	I	OR Immediate	rd = rs1 sign_ext(imm)	register rs1 and store result in rd.			
				Bitwise AND the sign-extended immediate to			
ANDI	I	AND Immediate	rd - rc1 & cian evtlimm)	register rel and store result in rd.			
JAL	J	Ju D		C + sign_ext(imm) and store the n rd.			
BEQ	В	Br		(PC = PC + sign_ext(imm)) if rs1 is			
BNE	В	Br	%	(PC = PC + sign_ext(imm)) if rs1 is			
LW	I	Lo		e at memory address [rs1 + und store it in rd.			
SW	s	Sta		of rs2 to memory address [rs1 value			
HALT	-	Halt execution					

Instruction encoding:

Mnemonic	Bit Fields								
	31:27	26:25	24:20	19:15	14:12	11:7	6:0		
ADD	0000000		rs2	rs1	000	rd	0110011		
SUB	0100000		rs2	rs1	000	rd	0110011		
XOR	0000000		rs2	rs1	100	rd	0110011		

OR	0000000	rs2	rs1	110	rd	0110011	
AND	0000000	rs2	rs1	111	rd	0110011	
ADDI	imm[11:0]	rs1	000	rd	0010011		
XORI	imm[11:0]		rs1	100	rd	0010011	
ORI	imm[11:0]		rs1	110	rd	0010011	
ANDI	imm[11:0]		rs1	111	rd	0010011	
JAL	imm[20 10:1 11 19:				rd	1101111	
BEQ	imm[12 10:5]	rs2	rs1	000	imm[4:1 11]	1100011	
BNE	imm[12 10:5]	rs2	rs1	001	imm[4:1 11]	1100011	
LW	imm[11.0]			000	ال	0000011	
SW	im		• •	!		0100011	
HALT			'':• i	·' i		1111111	
Instruand geExecuLoad/Write	nction Ferenction Decemenates conterned Performance: Performance: Performance: Wrontain the set be preconterned performance; which is the performance performance; which is the performance performance; which is the performance		6			PC value as addres nat in the table about the RISC-V of the next stage in tive in the following	can n the

The simulator must be able to deal with two types of hazards.

- 1. RAW Hazards: RAW hazards are dealt with using either only forwarding (if possible) or, if not, using stalling + forwarding. Use EX-ID forwarding and MEM-ID forwarding appropriately.
- 2. Control Flow Hazards: The branch conditions are resolved in the ID/RF stage of the pipeline.

The simulator deals with branch instructions as follows:

- 1. Branches are always assumed to be NOT TAKEN. That is, when a beq is fetched in the IF stage, the PC is speculatively updated as PC+4.
- 2. Branch conditions are resolved in the ID/RF stage.

3. If the branch is determined to be not taken in the ID/RF stage (as predicted), then the pipeline proceeds without disruptions. If the branch is determined to be taken, then the speculatively fetched instruction is discarded and the nop bit is set for the ID/RR stage for the next cycle. Then the new instruction is fetched in the next cycle using the new branch PC address.

Tasks:

- 1) Draw the schematic for a single stage processor and fill in your code in the to run the simulator. (20 points)
- 2) Draw the schematic for a five stage pipelined processor and fill in your code to run the simulator. The processor should be able of take care of RAW and control hazards by stalling and forwarding. (20 points)

