

SINGLE CYCLE PROCESSOR

Assignment Project Exam Help
<https://tutorcs.com>

Lecturer: Hui Annie Guo

h.guo@unsw.edu.au

K17-501F

WeChat: cstutorcs

Lecture overview

- **Topics**

- **Single-cycle processor**

- **Datapath**
 - **Control**

Assignment Project Exam Help

<https://tutorcs.com>

- **Suggested reading**

WeChat: cstutorcs

- **H&P Chapter 4.1-4.4**

Typical steps of processor design

- **Assume ISA is given. To build a processor, we basically go through the following steps:**

For datapath

1. **Analyse instruction set to determine datapath requirements**
2. **Select a set of hardware components for the datapath and establish clocking methodology**
3. **Assemble datapath to meet the requirements**

For control


4. **Analyse implementation of each instruction to determine control points**
 5. **Assemble the control logic**
- **A demonstration with MIPS-Lite is given next**

MIPS-Lite (a sub set of MIPS ISA)

- We demonstrate the datapath design for the following instructions


- ADD and SUB**

- **ADDU** rd, rs, rt
- **SUBU** rd, rs, rt




- OR Immediate:**

- **ORI** rt, rs, imm16



- LOAD and STORE**

- **LW** rt, rs, imm16
- **SW** rt, rs, imm16



- BRANCH:**

- **BEG** rs, rt, imm16



- JUMP**

- **J** imm26
- covered later



Assignment Project Exam Help

<https://tutors.com>

WeChat: cstutors

Step 1

- **Analyse instruction set to determine datapath requirements**
 - **For each instruction, its requirement can be identified as a set of register transfer operations**
 - **Data transferred from one storage location to another storage location may go through a combinational logic**
 - **Register-level Transfer Language (RTL) is used to describe the instruction execution**
 - **E.g. $\$3 \leftarrow \$1 + \$2$, for ADDU $\$3, \$1, \$2$**
 - Values in register $\$1$ and $\$2$ are added and the result is saved in register $\$3$
 - **Datapath must support each transfer operation**

MIPS-Lite RTL specifications

Step 1

- All instructions start by fetching instruction,

$\text{MEM}[\text{PC}] = \text{op} \mid \text{rs} \mid \text{rt} \mid \text{rd} \mid \text{shamt} \mid \text{funct} \text{ or } \text{op} \mid \text{rs} \mid \text{rt} \mid \text{Imm16}$

instructions in one of the two instruction formats

- Then followed by different operations

<https://tutorcs.com>

Instr. Register Transfers

ADDU	$R[\text{rd}] \leftarrow R[\text{rs}] + R[\text{rt}]; \text{PC} \leftarrow \text{PC} + 4;$
SUBU	$R[\text{rd}] \leftarrow R[\text{rs}] - R[\text{rt}]; \text{PC} \leftarrow \text{PC} + 4;$
ORI	$R[\text{rt}] \leftarrow R[\text{rs}] \vee \text{zero_ext}(\text{Imm16}); \text{PC} \leftarrow \text{PC} + 4;$
LW	$R[\text{rt}] \leftarrow \text{MEM}[R[\text{rs}] + \text{sign_ext}(\text{Imm16})]; \text{PC} \leftarrow \text{PC} + 4;$
SW	$\text{MEM}[R[\text{rs}] + \text{sign_ext}(\text{Imm16})] \leftarrow R[\text{rt}]; \text{PC} \leftarrow \text{PC} + 4;$
BEQ	If ($R[\text{rs}] == R[\text{rt}]$) then $\text{PC} \leftarrow \text{PC} + 4 + \text{sign_ext}(\text{Imm16}) \parallel 00$ else $\text{PC} \leftarrow \text{PC} + 4;$

Requirements of the instruction set

Step 1

- **Memory**
 - instruction & data
- **PC**
- **Registers (let's say 32 x 32)**
 - read rs
 - read rt
 - write rt or rd
- **Add/Sub/Or**
 - on registers, or
 - extended immediate
- **Bit extension**
- **Add**
 - $PC + 4$
 - $PC + 4 + \text{extended immediate}$

Assignment Project Exam Help

<https://tutorcs.com>

WeChat: cstutorcs

Step 2:

- **Select a set of components for the datapath and establish clocking methodology**
 - **Combinational elements**
 - **Storage elements**
 - **Clocking methodology**

Assignment Project Exam Help


<https://tutorcs.com>

WeChat: cstutorcs

Step 2

Combinational logic elements


- **adder**



- **MUX**



- **ALU**



- **Other components**

- Added as we go

Step 2


Storage elements: registers

- **A register consists of a set of Flip Flops**
 - **32-bit input and output**
 - **Write Enable**
 - **0: disable**
 - **1: enable**

Assignment Project Exam Help

<https://tutorcs.com>

WeChat: cstutorcs



Storage elements: register file

Step 2

- **Register File (RF) consists of 32 registers:**

- **Two 32-bit output ports/buses:**

- **busA and busB**

- **One 32-bit input port/bus: busW**

<https://tutorcs.com>

WeChat: cstutorcs

- **Register is selected by ra, rb, rw:**


- (ra) → busA

- (rb) → busB

- (rw) ← busW if Write Enable is 1

- **Clock input (Clk)**

- The Clk input is often used for write operation




Note: (*) represents the content of a storage location.

Storage elements: memory

Step 2

- **Memory (idealized)**

- One input port/bus: Data In
- One output port/bus: Data Out



WeChat: cstutorcs

- **Memory word is selected by Address**

- (Address) \rightarrow Data Out
- (Address) \leftarrow Data In if Write Enable = 1

- **Clock input (Clk)**

- The Clk input is used for write operation

Typical clocking methodology (cont.)

Step 2


• Two requirements for saving a new data into a register:

- $\text{Cycle Time} \geq \text{Clk-to-Q} + \text{Longest Delay Path} + \text{Setup} + \text{Clock Skew}$
- $(\text{Clk-to-Q} + \text{Shortest Delay Path} - \text{Clock Skew}) > \text{Hold Time}$

Assignment Project Exam Help

<https://tutorcs.com>

WeChat: cstutorcs



Step 3

- **Assemble datapath to meet the requirements**
 - Put the selected components together based on the register transfer requirements
 - It can start with each step of the instruction execution cycle
 - Instruction Fetch
 - Read Operands
 - Execute Operation
 - Next Instruction
 - See next a few slides for details

Assignment Project Exam Help

<https://tutorcs.com>

WeChat: cstutorcs

For all instructions

Step 3


- **Instruction fetch unit:**

- **At the start of clock cycle, fetch instruction:**

MEM[PC]

- **At the end of the cycle, update the program counter:**

- **For sequential code execution: $PC \leftarrow PC + 4$**
- **For branch: $PC \leftarrow \text{"something else"}$**
 - Will be covered later





For *ADDU* and *SUBU*

Step 3

$R[rd] \leftarrow R[rs] \text{ op } R[rt]$

e.g. *ADDU* *rd*, *rs*, *rt*

- *Ra*, *Rb*, and *Rw* come from instruction's *rs*, *rt*, and *rd* fields




For *ORi*

Step 3

$R[rt] \leftarrow R[rs] \text{ op ZeroExt}[imm16]$

e.g. *ORi* *rt*, *rs*, *imm16*





For LW

Step 3

$R[rt] \leftarrow MEM[R[rs] + SignExt[imm16]]$



e.g. LW rt, rs, imm16



For SW

Step 3


$MEM[R[rs] + SignExt[imm16]] \leftarrow R[rt]$ e.g. SW $rt,rs,imm16$



For *BEG*

Step 3


BEG *rs, rt, imm16* (Datapath generates the condition, equal)




Assignment Project Exam Help

<https://tutorcs.com>

WeChat: estutorcs



Putting together: a single cycle datapath



Instruction encoding

- **Instruction encoding uses binary code to represent operations and operands.**
 - See MIPS [reference data sheet](#) in the textbook for MIPS instruction encoding
 - Example

Assignment Project Exam Help

<https://tutorcs.com>

Instr.	R-type	ori	lw	sw	beq	jump
op	000000	001101	100011	101011	000100	000010

WeChat: cstutorcs

R-type Instr.	add	sub	and	or
funct	100000	100010	100100	100101

- **Control unit design is closely related to instruction encoding**
 - Here we only discuss how to design the control unit given the MIPS encoding

Recall: Typical steps of processor design (this lecture)

- **Assume ISA is given. To build a processor, we basically go through the following steps:**

For datapath

1. **Analyse instruction set to determine datapath requirements**
2. **Select a set of components for the datapath and establish clocking methodology**
3. **Assemble datapath to meet the requirements**

For control

4. **Analyse implementation of each instruction to determine control points**
5. **Assemble the control logic**

- **A demonstration is given below.**

Step 4

- **Analyse implementation of each instruction to determine control points**

- **Here we consider single cycle datapath**


- **Control needs to make sure each instruction to be completed in one clock cycle**

<https://tutorcs.com>


WeChat: cstutorcs

Control points

Step 4



What do we need to do next?




Step 5

- **Assemble control logic**
 - Determine the logic function of each control signal
 - Design to implement those functions
- **The logic can be very large**
 - Should be carefully designed

Assignment Project Exam Help

<https://tutorcs.com>

WeChat: cstutorcs



Logic for each control signal

Step 5

nPC_sel: if (OP == BEQ) then Equal else 0

ALUsrc: if ((OP == "000000") || (OP == BEQ)) then "regB"
else "Imm"

ALUctr: if (OP == "000000") then Funct
elseif (OP == ORi) then "or"
elseif (OP == BEQ) then "sub"
else "add"

ExtOp: if (OP == ORi) then "zero" else "sign"

MemWr: if (OP == SW)

MemtoReg: if (OP == LW)

RegWr: if ((OP == SW) || (OP == BEQ)) then 0 else 1

RegDst: if ((OP == LW) || (OP == ORi)) then 0 else 1

Assignment Project Exam Help

<https://tutorcs.com>

WeChat: cstutorcs


Step 5

Control logic with two levels

- A single level of control logic may be costly
- Local decoding for ALU operations makes design simpler, smaller and faster.

Assignment Project Exam Help

<https://tutorcs.com>




Truth table for main control

Step 5


op	000000	001101	100011	101011	000100	000010
	R-type	ori	lw	sw	beq	jump
RegDst	1	0	0	x	x	x
ALUSrc	0	0	1	0	0	x
MemtoReg	0	0	1	x	x	x
RegWrite	1	1	1	0	0	0
MemWrite	0	0	0	1	0	0
Branch	0	0	0	0	1	0
Jump	0	0	0	0	0	1
ExtOp	x	0	1	1	x	x
ALUOp(Symbolic)	"R-type"	Or	Add	Add	Subtract	xxx
ALUOp <2>	1	0	0	0	0	x
ALUOp <1>	0	1	0	0	0	x
ALUOp <0>	0	0	0	0	1	x

PLA implementation of the main control


Step 5



Putting it all together: a single cycle processor




Single Cycle Processor with Jump Added



In-class exercise 1

- Given the processor design below, identify the datapath components for R-type instructions and BEQ instruction.



In-class exercise 2

- Can we use the MIPS-Lite processor we just built to solve the following problem? Why? Assume x and y are unsigned integers and can stored in registers.

<https://tutorcs.com>

WeChat: cstutorcs

```
if (x > y)
    y++
else
    y--
```