COMP3211/9211 Week 10-2

COURSE REVIEW Assignment Project Exam Help

https://tutorcs.com

Lecturer: Hui Annie Guo We Chat: cstutorcs

h.guo@unsw.edu.au

K17-501F

Overview

- What have we learned in this course?
 - Design ideas in computer architecture

 - Techniques for hardware implementation
 How to communicate our designs to fellow students
- What can weldoaftercompleting this course?


Eight great ideas

The integrated circuit resources double every 18-24 months.

- Design for Moor's Law
- Use abstraction to simplify design
- · Make the common carsie fa stram Help
- Performance Niasparallelism
- Performance via pipelining
- Performance via prediction
- Hierarchy of memories
- Dependency via redundancy

Design ideas


Dependability via Redundancy?



Implementation

- Following an iterative process
- Each iteration
 - ideas -> more concrete
- implementation → more technical Assignment Project Exam
 Typical solutions
- - design principles 3://tutorcs.com
 - for ISA
 - for processor WeChat: cstutorcs
 for memory hierarchy

 - for performance improvement
 - for power consumption
 - techniques?




Verification

Analytical

Simulation

Prototype

https://tutorcs.com



Communication

- Communicate your design
 - To your team members
 - To class members
- · Via lab préseguation Project Exam Help
 - Learn from each other https://tutorcs.com
 - Get quick feedback
 - Enhance presentation skillsores
- Via group project
 - What is your experience now?

What can we do after completing this course?

- Be able to explain
 - How a processor is created
 Assignment Project Exam Help
 When and why we need to use memory hierarchy

 - · How a hierardhical/hietory system is designed and used
 - How a parallel processing hardware design can achieve high performance
- Be able to design a simple processor system
- Be able to investigate and validate a hardware design using simulation

What can we do after completing this course? (cont.)

- Be able to capture the hardware design features and make good use of them at different SWighsign Peyels Exam Help
 - E.g. at the assembly level
- Design custom processors
 - Embedded systems at: cstutorcs
 - Application Specific Instruction-set processors
- And more
 - Research and innovations
 - Contributions to new design areas

Example 1

To improve the performance, a compiler makes the following change. What are the possible reasons?

```
/* before */ Assignment Project Exam Help for (j=0; j <20; j++)

for (i=0; inttpon://timenres.com

a[i][j] = a[i][j] + 1;

WeChat: cstutores

/* after */


for (i=0; i<200; i++)

for (j=0; j <20; j++)

a[i][j] = a[i][j] + 1;
```

Example 2

The inclusion property is commonly required by the multi-level cache design. For example, for a two-level cache L1 and L2, the property requires that if a memory block is in the L1 cache, the nit must also be in the L2 cache. Figure 2 shows a system with a two-level cache. Dobathist design hold the inclusion property? Why?



About final exam

- Exam type
 - Moodle online exam
- Time: SatAsigmagnt Project Exam Help
- Duration: https://tutorcs.com
 - 2 hours

- WeChat: cstutorcs
- Exam open time:
 - 14:00 (Sydney time)
- Exam close time:
 - 17:00 (Sydney time)

About final exam (cont.)

- Covers materials discussed in Weeks 1-9
 - Mainly focus on first 8 weeks
 - For Week 9, understanding at the conceptual level is sufficients signment Project Exam Help
- Number of questions:com
 - Four multiple choice questions (20 marks)
 Seven Short Answer questions (80 marks)
 - - May consist of sub questions
- Question style
 - Similar to the quiz questions

About final exam (cont.)

- All questions use the Moodle essay format
 - Including MC questions
 - You can either write your answer in the text box (preferred) Signment Projects Ewemflielp
 - For each question, you are allowed to explain your solution or show your working
 - · Text editing and graphtdrastintorous may be helpful
 - Photocopies of hand-writing and drawing are also acceptable

About final exam (cont.)

- Question types
 - Descriptive questions

 - Concept related questions
 Quantitative questions
 - Design related tque stigns cs. com

Example questions

Descriptive questions

1. What is the forwarding unit used for in a processor? Please briefly describe its operations at inumention of the containt and the least of th

https://tutorcs.com

2. What are the two main issues in the sharedmemory mWtiplogessondesign? (3 marks)

Example questions

Concept related questions

1. The table below lists the cache design features included by threenment P different MIPS processors, where clean ut is used to indicates a clean cache copy and dirty is used to indicate a modified cache copy. What write policy does R4000SC likely use for the primary cache? Please explain. (6 marks)

Table 1-1 R4000 Features

W1

DA000CC

Feature	R4000PC	R4000SC	R4000MC
Prima	ry Cache State	5	
Valid	X	х	X
Shared	1		X
roject Exam He	2 lp	X	x
Dirty Exclusive	X	X	X
Secondary Cache Interface		х	X
OTCS.COM Second	lary Cache Stat	es	
Valid	X	X	X
Shared			x
cstutores			X
Clean Exclusive		X	X
Dirty Exclusive	X	X	X
Multiprocessing			X
Cache Co	herency Attrib	utes	
Uncached	X	X	X
Noncoherent	X	X	X
Sharable			X
Update			X
Exclusive			X
	Packages		
PGA (179-pin)	x		
PGA (447-pin)		х	x

Example Questions


Concept related question

2. Why might a compiler perform the following optimizations? Please explain. Here assume the matrix is stored in the manor Pin the rewamp to proder (i.e row after row) (6 marks) https://tutorcs.com /* before */ for (j=0; j <20; j++) WeChat: cstutorcs for (i=0; i <200; i++) x[i][j] = x[i][j] +1;/* after */ for (i=0; i<200; i++) for (j=0; j < 20; j++)x[i][j] = x[i][j] +1;

Example questions

Quantitative questions

1. Given the pipelined processor shown in the next slide, how many clock cycles are required to execute chesitenation of other blackwirl delpop? Show your working. (5 marks) https://tutorcs.com



Example questions


Quantitative questions

2. Assume the processor in Question 1 in the previous slide is connected to a large data memory with a two deixel thierarchyc(ite cache le pain memory) and the data memory access penalty is 100 clock cycles. What is the CPI for this program? Here the instruction cache is 100% hit, the data cache hit rate is 90%, and the cache hit time is 1 cc. Show your working. (8 marks)

Examples

Design question

Figure below shows a pipelined processor. What is the consequence of cutting the line as indicated in the figure? Provide a snippet of code that will fail and a snippet of code that will still work in this case.



Exam consultation

- Friday, 3-5pm
- Make an appointment for other times.

Assignment Project Exam Help

https://tutorcs.com

Assignment Project Exam Help

myExperience Survey

- Please participate
- If you have some feedback not covered by the survey, please send your comments to me.
 Assignment Project Exam Help
 Your feedback is much appreciated and will
- Your feedback is much appreciated and will be considered for future improvement.