COMP3211 PROJECT

ANDREW WONG (z5206677) | GABRIEL TAY WEI CHERN (z5216632) | LINDSAY SMALL (z5232920) | MALAVIKA PASUPATI (z5209390) | QUYNH BOI PHAN (z5205690) https://tutorcs.com

WeChat: cstutorcs




1. Assignger-Project Exem Help

https://tutores.com

WeChat: cstutorcs




BLOCK DIAGRAM




I/O REGISTERS

External Key [7:0]
 Processor Data [31:0] ASSI gnin Data [39:0]
 Network Data [39:0]
 Processor Parity Bit
 Met Data Present
 We Chat: cstutorcs
 Proc Data Present


IF STAGE - OTHER COMPONENTS




IF STAGE - INPUTS AND BUFFER REGISTER




IF/ID PIPELINE INPUTS




ID STAGE - COMPONENTS




ID/EX PIPELINE INPUTS




EX STAGE - COMPONENTS



EX/MEM PIPELINE INPUTS



MEM STAGE - SIGNALS



Direction

Indication of the data's direction.

O J C C C When LOW: Network → Processor System

When HIGH: Processor System → Network


//tutofcs.com

The *error* signal is HIGH when the parity bits or the tags are not the same, indicating that there is a software error at: cortanilitegity attack.

is_net_op

The *is_net_op* signal is HIGH if the current operation is a send or receive operation.

MEM STAGE - COMPONENTS AND OUTPUTS



Data Memory

Outputs data from *key_addr*. Data from *key_addr* can only by from the influence of the from the control of th

TAG || DATA MUX

tuto Allows data to be sent only if conditions are met by the AND operation (is_net_op, !direction, and !error)

hat: cstutorcs

2. Assignment Project Exam Help

https://tutores.com

Instructions and Signals WeChat: cstutorcs



ARGUMENT FORMULATION



INSTRUCTIONS

OP_SEND

OP_RECEIVE

Send data and taggio network Projective data for metwork 1p

https://tutorcs.com

OP_LOADKEY hat: cstor to ADEXT

Load key from data memory to secret register.

Hardcoded to load from data #0

Load key from external port into data memory

Hardcoded to store to data #0

OPERANDS

OP_SEND OP_RECEIVE

Net Dataignment Projecto Txam Help

https://tutorcs.com

OP_LOADKEY hat: cstor to ADEXT

N/A EXTKEY

PC CONTROL

PC will jump to the instruction needed to

be executed instead of using PC + 1

PC Control determines which instruction

PC will jump to the instruction needed to


be executed instead of using PC + 1

PC Control determines which instruction


to jump to:

- Utilises request signattos://tutorcs.com
determine jump location

ASIP needs to be ready before any jumps is made Cstutore



CONTROL SIGNAL INPUTS



CONTROL SIGNALS - OUTPUTS

mem_write

reg_write

Overwhes the data of the original provinces the data of the secret key used in the ASIP when onto the register of key_addr.

HIGH.

https://tutorcs.com

is_net_op WeChat: cdirections

Indicates if the current operation is a network (send data/receive data) operation or not.

Indication of the data's direction.

LOW: Network → Processor System

HIGH: Processor System → Network

3. Assignment Project Bram Help

https://tutores.com

Runthrough of the code WeChat: cstutorcs



4. Assignment Project Exam Help

https://tutores.com

Testbenches created to ensure validity of components WeChathestyges



PARITY CHECKING

Each bit of the input port is XOR'd together. The resulting bit is used as the parity bit.

Assignment Project Exam Help

e.g. 00001011

0 ^ 0 ^ 0 ^ 0 ^ 1 ^ 0 ^ 1 ^ 1 = 1, so the parity bit is 1



BLOCK FLIP - CASES TESTED

No bits flipped (0000)

- D should remaint the signer throughou Project Exam Help

All bits flipped (1111)

- All bits of D should be http://pagathroughtourcs.com

Flipping parts of D (0001, 0011, 0111, 1111, 0101, 1010)

- Only sections of D should be Hipped e.g. In \$101 Case, D[23:16] and D[7:0] should be flipped whereas D[31:34] and D[15:8] remains the same.

Name	Value	0.000 ns	50.000 ns	100.000 ns	150.000 ns	200.000 ns	250.000 ns		350.000 ns	400.000 ns	450.000 ns	500.000 ns	550.000 ns		650.000 ns		
> 😽 data[7:0]	00000000	00000000		11111111		10101010		01010101		11110000		00001111		00000000		X 11111111	
1å flip	0				1		7		9				ý.				
> W result[7:0]	00000000	00000000	11111111		00000000	10101010	0101	0101	10101010	11110000	00001111		11110000	00000000	11111111		000
************				*		*						**		*		70	
> W expected[7:0]	00000000	00000000	11111111		00000000	10101010 01010		0101	10101010 11110000		00001111		11110000	00000000	111:	11111	000
¼ check	1																


ROTATE LEFT SHIFT - CASES TESTED

No shift (000 000 000 000)

Rotate shift left by 4 (100 100 100 100)

- D should remain the same throughout Projec All bits of Pshould be shifted to the Rotate shift left by 1 (001 001 001)
 - All bits of D should be shifted to the /tutores.com
 left by 1.

 Rotate shift left by 7 (111 111 111)
 All bits of D should be shifted to the left



TAG GENERATION

Test different data inputs without bit flip and rotation:

Test different bit flip Assignmentions without Exashift rembinations without bit flip:

Test different rotate left


- All 0's
- 0's in D[31:34] and D[15:8], 1's in D[23:16], and D[7:0]


Cases are similar as before

Cases are similar as before




ASIP Integration Test - Sending, Secret, Parity Soft Error





ASIP Integration Test - Receiving tampered data (tag mismatch)



ASIP Integration Test - Basic Simulated Network (Send / Receive)



CPU2 Receives data

5. Assipere Bright Exacted p


https://tutores.com

Performance of the system WeChat: cstutorcs



PERFORMANCE

Latency



Component Count



6. Assimpactujem zantelp

https://tutores.com

Improvements to be made with our current system WeChat: cstutorcs



IMPROVEMENTS

PROBLEM: The chip of the processor system must be changed if the tag formula changes.

- Break structure down to more pasic reusable instructions for a more flexible design.
- Only firmware would be changed if the tag generation algorithm were to change.

PROBLEM: User is assumed to load the key before doing any other commands

- Improve the PC control system and instruction memory - on system starts up, an *init* command will initialise the data required before the user can use the system.

WeChat: CSTULOTCS

7. Assignmulation DaysHelp

https://tutores.com

Reflecting on the process of building the ASIP WeChat: cstutorcs



Reflections

- Task delegation and overall collaboration
 - Delegate task evenly so the ASIP could be consistently worked on and improved.
 - Design several ASIE structures, discussed and compared. This can be a collaborative effort but implementation is difficult to distribute.
- Communication https://tutorcs.com
 - Difficulties communicating online.
 - Many had commitments outside the project.
 - More frequent meetings to address each other's queries.
- Was confused with parts, needed clarification from the tutor.
 - Took away time to work on project.

Assignment Project Exam Help https://torcs.com

ANY QUESTIONS Chat: cstutorcs