SINGLE CYCLE PROCESSOR

https://tutorcs.com

Lecturer: Hui Annie Guo WeChat: cstutorcs

h.guo@unsw.edu.au

K17-501F

Lecture overview

- Topics
 - Single-cycle processor
 - DatapathAssignment Project Exam Help
 - Control

https://tutorcs.com

- Suggested readingst: cstutorcs
 - H&P Chapter 4.1-4.4

Typical steps of processor design

 Assume ISA is given. To build a processor, we basically go through the following steps:

For datapathsignment Project Exam Help

- Analyse instruction set to determine datapath requirements
- Select a set of hardware components for the datapath and establish clocking methodology
 WeChat: cstutores
 Assemble datapath to meet the requirements

For control

- Analyse implementation of each instruction to determine control points
- 5. Assemble the control logic
- A demonstration with MIPS-Lite is given next

MIPS-Lite (a sub set of MIPS ISA)

31

 We demonstrate the datapath design for the following instructions

26


ADD and SUB

ADDU rd, rs, rt

<u>shamt</u> op rd funct rt rs SUBU rd, rs, rt Assignmehits Profitet Exitm Help 5 bits 6 bits

21

- **OR Immediate:**
 - ORi rt, rs, imm16
- **LOAD and STORE**
 - LW rt, rs, imm16
 - SW rt, rs, imm16
- **BRANCH:**
 - BEG rs, rt, imm16
- JUMP
 - J imm26
 - covered later



16

Step 1

- Analyse instruction set to determine datapath requirements
 - For each instruction, its requirement can be identified as is set of register transfer operations
 - Data transferred from one storage location to another storage location may go through a combinational logic
 - <u>Register-level</u>, <u>Transfer Language (RTL)</u> is used to describe the instruction execution
 - E.g. \$3 ← \$1+\$2, for ADDU \$3,\$1,\$2
 - Values in register \$1 and \$2 are added and the result is saved in register \$3
 - Datapath must support each transfer operation

MIPS-Lite RTL specifications



All instructions start by fetching instruction,

```
MEM[PC] = op | rs | rt | rd | shamt | funct or instructions in one of the Assignment Project Exam Height Instruction formats
```

Then followed by different operations

https://tutorcs.com

```
Instr.Register TransfersADDUR[rd] \leftarrow R[rs] + R[rt]; PC \leftarrow PC + 4;SUBUR[rd] \leftarrow R[rs] - R[rt]; PC \leftarrow PC + 4;ORiR[rt] \leftarrow R[rs] \lor zero\_ext(lmm16); PC \leftarrow PC + 4;LWR[rt] \leftarrow MEM[R[rs] + sign\_ext(lmm16)]; PC \leftarrow PC + 4;SWMEM[R[rs] + sign\_ext(lmm16)] \leftarrow R[rt]; PC \leftarrow PC + 4;BEQIf (R[rs] == R[rt]) then PC \leftarrow PC + 4 + sign\_ext(lmm16) \parallel 00<br/>else PC \leftarrow PC + 4;
```

Requirements of the instruction set Step 1

- Memory
 - instruction & data
- PC
- Registers (let's say 32 x 32)

 read rs Assignment Project Exam Help
 - read rt
 - write rt or rd https://tutorcs.com
- Add/Sub/Or
 - on registers, oWeChat: cstutorcs
 - extended immediate
- Bit extension
- Add
 - PC + 4
 - PC + 4 + extended immediate

Step 2:


- Select a set of components for the datapath and establish clocking methodology
 - Combinational elements
 - Storage elements Project Exam Help
 - · Clocking methodology utorcs.com

WeChat: cstutorcs


Combinational logic elements




adder



MUX



• ALU



- Other components
 - Added as we go

Storage elements: registers




- A register consists of a set of Flip Flops
 - 32-bit input and output
 - Write Enableignpuent Project Exam Help

0: disable

1: enable

https://tutorcs.com



Storage elements: register file



- Register File (RF) consists of 32 registers:
 - Two 32-bit output ports/buses:
 - busA and busB
 - One 32-bit Appit gront/but: Prusivet Prita Fn Phelp

https://tutorcs.combusW 32 32-bit Registers
busA 32 32-bit Registers
32 32-bit 32 32-bit 32 32-bit 32 32-bit 32 32-bit

Register is selected by ra, rb, rw:


- (ra) → busA
- (rb) → busB
- (rw) ← busW if Write Enable is 1
- Clock input (Clk)
 - The Clk input is often used for write operation

Note: (*) represents the content of a storage location.

Storage elements: memory



- **Memory (idealized)**
 - One input port/bus: Data In
 - One output port/bus: Data Out




WeChat: cstutorcs

- Memory word is selected by Address
 - (Address) → Data Out
 - (Address) ← Data In if Write Enable = 1
- Clock input (Clk)
 - The Clk input is used for write operation

Typical clocking methodology




- Edge triggered clocking
 - All storage elements are clocked by the same clock edge.
 - Simple and robust
- · Issues need to be considered xam Help
 - Clock skew
 - difference in clock arrival time at different storage components
 - WeChat: cstutorcs Setup time
 - Period of stable input for the register to read
 - Hold time
 - Period of stable input for the register output



Typical clocking methodology (cont.) Step 2 Typical clocking methodology (cont.)

- Two requirements for saving a new data into a register:
 - Cycle Time ≥ Clk-to-Q + Longest Delay Path + Setup + Clock Skew
 - (Clk-to-Q + Shortest Delay Path Clock Skew) > Hold Time Assignment Project Exam Help



Step 3

- Assemble datapath to meet the requirements
 - Put the selected components together based on the register transfer requirements
 - · It can start with each Stepest Fremstruction execution cycle
 https://tutorcs.com
 Instruction Fetch


 - Read Operand VeChat: cstutorcs
 - Execute Operation
 - Next Instruction
 - See next a few slides for details

For all instructions



- Instruction fetch unit:
 - At the start of clock cycle, fetch instruction: MEM[PC]
 - At the end of the cycle, wise a texture of the gram counter:
 - For sequential code execution: PC ←PC + 4
 https://tutorcs.com

 For branch: PC ← "something else"
 - - Will be covered week Chat: cstutorcs



For ADDU and SUBU




$R[rd] \leftarrow R[rs] \text{ op } R[rt]$

e.g. ADDU rd, rs, rt

Ra, Rb, and Rw come from instruction's rs, rt, and rd fields






For ORi



 $R[rt] \leftarrow R[rs]$ op ZeroExt[imm16]

e.g. ORi rt, rs, imm16



For LW

e.g. LW rt, rs, imm16 $R[rt] \leftarrow MEM[R[rs] + SignExt[imm16]]$ 16 26 <u>immediate</u> rt op rs 6 bits 5 bits 5 bits 16 bits Rd Rt Assignment Project Exam Help Mux 'Rs Rt https://tutorcs.com busA / Rw Ra WeChat; cstuto busW 32 32-bit 32 32 Registers busB_/ Mux 32

Extender

imm16

16

32

WrEn Adr

Data

Memory

Data In


32

Clk

Step 3


For SW






For BEG

Step 3 BEG rs, rt, imm16 (Datapath generates the condition, equal)



Putting together: a single cycle datapath



Instruction encoding

- Instruction encoding uses binary code to represent operations and operands.
 - See MIPS reference data sheet in the textbook for MIPS instruction encoding Assignment Project Exam Help
 - Example

https://tutorcs.com								
Instr.	R-type	ori	lw.	SW	beq	jump		
ор	000000	001101	<u> </u>	101011	000100	000010		

R-type Instr.	add	sub	and	or
funct	100000	100010	100100	100101

- Control unit design is closely related to instruction encoding
 - Here we only discuss how to design the control unit given the MIPS encoding

Recall: Typical steps of processor design (this lecture)

 Assume ISA is given. To build a processor, we basically go through the following steps:

For datapathsignment Project Exam Help

- 1. Analyse instruction set to determine datapath requirements
- 2. Select a set of components for the datapath and establish clocking methodology
- 3. Assemble datapath to meet the requirements


For control

- 4. Analyse implementation of each instruction to determine control points
- 5. Assemble the control logic
- A demonstration is given below.


Step 4

- Analyse implementation of each instruction to determine control points
 - Here we consider single cycle datapath
 - Control needs to make sure each instruction be completed in one clock cycle https://tutorcs.com

WeChat: cstutorcs




What do we need to do next?



Step 5

- Assemble control logic
 - Determine the logic function of each control signal
 - Design to implement those functions elp
- The logic can be very large https://tutorcs.com
 Should be carefully designed

WeChat: cstutorcs_{Instruction<31:0>}



Logic for each control signal



nPC_sel: if (OP == BEQ) then Equal else 0

ALUsrc: if ((OP == "000000")|(OP == BEQ)) then "regB"

else "Imm"

ALUctr: if opignmonto Project Fixam Help

elseif (OP == ORi) then "or"

elseif (DIPPS: BEQ) then Collb"

else "add"

ExtOp: if (OP POR!) there refer else "sign"

MemWr: if (OP == SW)

MemtoReg: if (OP == LW)

RegWr: if ((OP == SW) || (OP == BEQ)) then 0 else 1


RegDst: if ((OP == LW) || (OP == ORi)) then 0 else 1

Control logic with two levels



- A single level of control logic may be costly
- Local decoding for ALU operations makes design simplen, smaller and statuelp

https://tutorcs.com




Truth table for main control




ор	000000	001101	100011	101011	000100	000010
	R-type	ori	lw	sw	beq	jump
RegDst	1	0	0	X	Х	Х
ALUSrc Ass	signment P	roject	Exai	n He	p 0	Х
MemtoReg	0	0	1	X	X	Х
RegWrite	https://tut	ores.	com	0	0	0
MemWrite	0	0	0	1	0	0
Branch	WeChat:	csfuto	ores	0	1	0
Jump	0	0	0	0	0	1
ExtOp	Х	0	1	1	X	Х
ALUop(Symbolic)	"R-type"	Or	Add	Add	Subtrac	XXX
ALUop <2>	1	0	0	0	0	Х
ALUop <1>	0	1	0	0	0	Х
ALUop <0>	0	0	0	0	1	Х

PLA implementation of the main control op<5> op<5> op<5> op<5> op<5≥ op<5> <0> Assignment Project Examulate R-type RegWrite https://tutorcs.com **ALUSrc** WeChat: estutores RegDst **MemtoReg MemWrite** Branch Jump **ExtOp** ALUop<2> ALUop<1> ALUop<0>

Putting it all together: a single cycle processor




Single Cycle Processor with Jump Added



In-class exercise 1

 Given the processor design below, identify the datapath components for R-type instructions and BEQ instruction.



In-class exercise 2

• Can we use the MIPS-Lite processor we just built to solve the following problem? Why? Assume x and y are unsigned integers and can stored integers and the can stored integers are unsigned integers.

https://tutorcs.com

```
Wechat; cstutorcs
y++
else
y--
```