

# MULTI-CYCLE PROCESSOR

Assignment Project Exam Help

<https://tutorcs.com>

---

Lecturer: Hui Annie Guo

[h.guo@unsw.edu.au](mailto:h.guo@unsw.edu.au)

K17-501F

WeChat: cstutorcs

# Lecture overview

- **Topics**

- **Motivation**

- **Multi-cycle processor**

- **Datapath**

- **Control**

Assignment Project Exam Help

<https://tutorcs.com>

WeChat: cstutorcs

- **Suggested reading**


- **H&P B.11**

- **Reference**

- **H&P textbook (3<sup>rd</sup> edition) on MC processor**

- Page 318-340

# Recall: Single cycle processor



# Latency of ADDU and SUBU


PC	IM	RF	MUX	ALU	MUX	setup
----	----	----	-----	-----	-----	-------

Assume control signals are ready when data flow to a component

Assignment Project Exam Help


<https://tutorcs.com>

WeChat: cstutorcs



# Latency of ORI

PC	IM	RF	MUX	ALU	MUX	setup
----	----	----	-----	-----	-----	-------



Assume control signals are ready when data flow to a component


Assignment Project Exam Help

<https://tutorcs.com>

WeChat: cstutorcs

# Latency of LW

PC	IM	RF	MUX	ALU	DM	MUX	setup
----	----	----	-----	-----	----	-----	-------



Assume control signals are ready when data flow to a component


Assignment Project Exam Help

<https://tutorcs.com>

WeChat: cstutorcs

# Latency of SW

PC	IM	RF	MUX	ALU	DM	MUX	setup
----	----	----	-----	-----	----	-----	-------



Assume control signals are ready when data flow to a component

Assignment Project Exam Help

<https://tutorcs.com>

WeChat: cstutorcs

# Latency of BEQ


PC	IM	RF	MUX	ALU	setup
----	----	----	-----	-----	-------

Assume control signals are ready when data flow to a component

Assignment Project Exam Help

<https://tutorcs.com>

WeChat: cstutorcs






# Multi-cycle datapath

- **With reduced clock cycle time**
- **An instruction is completed in multiple clock cycles**
- **each instruction uses as a small number of clock cycles as possible**

Assignment Project Exam Help

<https://tutorcs.com>

WeChat: cstutorcs




# How to implement multi-cycle processor?

- **Partition the single-cycle datapath**
  - Try to balance time spent in each section
    - The clock cycle time is determined by the longest section delay
- **Insert registers between sections**
  - Based on the operation of each section

Assignment Project Exam Help

<https://tutorcs.com>

WeChat: cstutorcs



Note: Data flow backwards not presented

# Operations of each section


- **Next address logic**  
 $PC \leftarrow \text{branch ? } PC + 4 + \text{offset} : PC + 4$
- **Instruction fetch**  
 $IR \leftarrow \text{Mem}[PC]$
- **Operand fetch**  
 $A \leftarrow R[rs]$   
 $B \leftarrow R[rt]$
- **ALU exec**  
 $S \leftarrow A \text{ op } B$

- **Memory read**  
 $M \leftarrow \text{Mem}[\text{Addr}]$
- **Memory write**  
 $\text{Mem}[\text{addr}] \leftarrow B$
- **Write back**  
 $R[rd|rt] \leftarrow R[M]$

Assignment Project Exam Help

<https://tutorcs.com>

WeChat: cstutorcs



# Operations of R-type instructions

Can be done in 4 clocks:

1<sup>st</sup> clock:  $IR \leftarrow IM[PC]$   
 2<sup>nd</sup> clock:  $A \leftarrow R[rs]; B \leftarrow R[rt]$   
 3<sup>rd</sup> clock:  $S \leftarrow A \text{ op } B$   
 4<sup>th</sup> clock:  $R[rd] \leftarrow S; PC \leftarrow PC+4$

Example:


ADDU \$1, \$2, \$3

$\$1 \leftarrow \$2 + \$3, PC \leftarrow PC+4$

Assignment Project Exam Help

<https://tutorcs.com>

WeChat: cstutorcs



# Operations of I-type logic instructions

Can be done in 4 clocks:

Example:

Ori \$1, \$2, imm


$\$1 \leftarrow \$2 \text{ or Zero\_ext}(\text{imm}), PC \leftarrow PC+4$

1<sup>st</sup> clock:  $IR \leftarrow IM[PC]$   
 2<sup>nd</sup> clock:  $A \leftarrow R[rs]$   
 3<sup>rd</sup> clock:  $S \leftarrow A \text{ or Zero\_ext}(\text{imm})$   
 4<sup>th</sup> clock:  $R[rt] \leftarrow S; PC \leftarrow PC+4$

Assignment Project Exam Help

<https://tutorcs.com>

WeChat: cstutorcs



# Operations of LW instruction

Can be done in 5 clocks:

Example:

LW \$1, \$2, imm


$\$1 \leftarrow \text{DM}[\$2 + \text{Sign\_ext}(\text{imm})], \text{PC} \leftarrow \text{PC} + 4$

1<sup>st</sup> clock:  $\text{IR} \leftarrow \text{IM}[\text{PC}]$   
 2<sup>nd</sup> clock:  $\text{A} \leftarrow \text{R}[\text{rs}]; \text{B} \leftarrow \text{R}[\text{rt}]$   
 3<sup>rd</sup> clock:  $\text{S} \leftarrow \text{A} + \text{Sign\_ext}(\text{imm})$   
 4<sup>th</sup> clock:  $\text{M} \leftarrow \text{DM}[\text{S}]$   
 5<sup>th</sup> clock:  $\text{R}[\text{rt}] \leftarrow \text{S}; \text{PC} \leftarrow \text{PC} + 4$

Assignment Project Exam Help

<https://tutorcs.com>

WeChat: cstutorcs



# Operations of SW instruction

Can be done in 4 clocks:

Example:

SW \$1, \$2, imm


$DM[\$2 + \text{Sign\_ext}(\text{imm})] \leftarrow \$1, PC \leftarrow PC + 4$

1<sup>st</sup> clock:  $IR \leftarrow IM[PC]$   
 2<sup>nd</sup> clock:  $A \leftarrow R[rs], B \leftarrow R[rt]$   
 3<sup>rd</sup> clock:  $S \leftarrow A + \text{Sign\_ext}(\text{imm})$   
 4<sup>th</sup> clock:  $DM[S] \leftarrow B$

Assignment Project Exam Help

<https://tutorcs.com>

WeChat: cstutorcs



# Operations of BEQ instruction

Can be done in 4 clocks:

Example:

BEQ \$1, \$2, imm


$\$1 == \$2, PC \leftarrow PC+4: PC+4+Sign\_ext(imm)||00$

1<sup>st</sup> clock:  $IR \leftarrow IM[PC]$   
 2<sup>nd</sup> clock:  $A \leftarrow R[rs], B \leftarrow R[rt]$   
 3<sup>rd</sup> clock:  $S \leftarrow A - B$   
 4<sup>th</sup> clock:  $PC \leftarrow (PC+4 \text{ or } PC+4+Sign\_ext(imm)||00)$

Assignment Project Exam Help


<https://tutorcs.com>

WeChat: cstutorcs






# FSM for control



## Example of multi-cycle processor



# In-class exercise (1)

- Investigate how resource sharing is applied in the multi-cycle processor design shown in the previous slide.

Assignment Project Exam Help

<https://tutorcs.com>

WeChat: cstutorcs


# In-class exercise (2)

- Based on the logic structure of the multi-cycle processor we discussed (as shown below), identify the datapath components in the example MC processor for the following operations:
  - (a) instruction fetch
  - (b) memory access

Assignment Project Exam Help


<https://tutorcs.com>

WeChat: cstutorcs



# In-class exercise (3)

- To encode the states of the FSM we just discussed, as shown below, how many bits do we need?




# In-class exercise (4)

- For the BEQ instruction, what control signals are involved?
  - What logic expression needs to be implemented for control signal *nPC\_sel*?
- Assignment Project Exam Help


<https://tutorcs.com>

WeChat: cstutorcs



# In-class exercise (5)

- If we merge the three states for BEQ and encode the new state as  $G3G2G1G0 = 1111$ , what is the new logic expression for  $nPC\_sel$ ?



## In-class exercise (6)

To execute the following code how many clock cycles are needed?

lw	\$10, 20(\$1)
subu	\$11, \$2, \$3
ori	\$13, \$6, \$7
addu	\$14, \$8, \$9

Assignment Project Exam Help

<https://tutorcs.com>

WeChat: cstutorcs