Week 2-2 COMP3211/COMP9211

MULTI-CYCLE PROCESSOR

https://tutorcs.com

Lecturer: Hui Annie Guo We Chat: cstutorcs

h.guo@unsw.edu.au

K17-501F

Lecture overview


- Topics
 - Motivation
 - Multi-cyclespigatessor Project Exam Help
 - Datapath
 - Control

https://tutorcs.com

WeChat: cstutorcs


- Suggested reading
 - H&P B.11
 - Reference
 - H&P textbook (3rd edition) on MC processor
 - Page 318-340

Recall: Single cycle processor




Latency of ADDU and SUBU






Latency of ORI







Latency of LW






Latency of SW





Latency of BEQ






Multi-cycle datapath


- With reduced clock cycle time
- An instruction is completed in multiple clock cycles Assignment Project Exam Help
 - each instruction uses as a small number of clock cycles as possible

WeChat: cstutorcs



How to implement multi-cycle processor?

- Partition the single-cycle datapath
 - Try to balance time spent in each section
 - The clock cycle time is determined by the longest section delay Assignment Project Exam Help
- Insert registers between sections https://tutorcs.com
 - Based on the operation of each section




Operations of each section

```
Next address logic

    Memory read

 PC ← branch ? PC + 4+ offset : PC + 4
                                                M ← Mem[Addr]
Instruction fetch
                                               Memory write
 IR ← Mem[PC]
Operand fetch
                                               Mem[addr] ← B
 A \leftarrow R[rs]
                 Assignment Projector Texture Help
 B \leftarrow R[rt]
                                                R[rd|rt] \leftarrow R|M
ALU exec
                         https://tutorcs.com
 S \leftarrow A \text{ op } B
```



Operations of R-type instructions

Can be done in 4 clocks:

Example: ADDU \$1, \$2, \$3 \$1 ← \$2+\$3, PC ← PC+4


```
1st clock: IR \leftarrow IM[PC]

2nd clock: A \leftarrow R[rs]; B \leftarrow R[rt]

3rd clock: Assign App B Project Exam Help

4th clock: R[rd] \leftarrow S; PC \leftarrow PC+4
```

https://tutorcs.com




Operations of I-type logic instructions

Can be done in 4 clocks:

Example: Ori \$1, \$2, imm $$1 \leftarrow $2 \text{ or Zero_ext(imm)}, PC \leftarrow PC+4$

```
 \begin{array}{lll} 1^{\text{st}} & \text{clock:} & \text{IR} \leftarrow \text{IM[PC]} \\ 2^{\text{nd}} & \text{clock:} & A \leftarrow \text{R[rs]} & \text{Project Ex} \\ 3^{\text{rd}} & \text{clock:} & Assign Pert Project Ex} \\ 4^{\text{th}} & \text{clock:} & R[rt] \leftarrow S; \ PC \leftarrow PC+4 \\ & & \text{https://tutorcs.com} \end{array}
```



Operations of LW instruction

Can be done in 5 clocks:

Example: LW \$1, \$2, imm \$1 ← DM[\$2+Sign_ext(imm), PC ← PC+4

```
1st clock: IR \leftarrow IM[PC]


2nd clock: A \leftarrow R[rs]; B \leftarrow R[rt]

3rd clock: Assign Perficient Exam Help

4th clock: M \leftarrow DM[S]

5th clock: R[rt] \leftarrow S; PC \leftarrow PC+4

https://tutorcs.com
```



Operations of SW instruction

Can be done in 4 clocks:

Example: SW \$1, \$2, imm $DM[$2+Sign_ext(imm)] \leftarrow $1, PC \leftarrow PC+4$

```
1st clock: IR \leftarrow IM[PC]
2nd clock: A \leftarrow R[rs], B \leftarrow R([rt]
3rd clock: Assignment Perform Exam Help
4th clock: DM[S] \leftarrow B

https://tutorcs.com
```

Operations of BEQ instruction

Can be done in 4 clocks:

Example: BEQ \$1, \$2, imm \$1==\$2, PC ← PC+4: PC+4+Sign_ext(imm)||00


```
1st clock: IR \leftarrow IM[PC]

2nd clock: A \leftarrow R[rs], B \leftarrow R([rt]


3rd clock: Assign ament Project Exam Help

4th clock: PC \leftarrow (PC+4 or PC+4+Sign_ext(imm)||00)
```


https://tutorcs.com



FSM for control



Example of multi-cycle processor



In-class exercise (1)

 Investigate how resource sharing is applied in the multi-cycle processor design shown in the previous slide.

Assignment Project Exam Help


https://tutorcs.com

WeChat: cstutorcs

In-class exercise (2)


- Based on the logic structure of the multi-cycle processor we discussed (as shown below), identify the datapath components in the example MC processor for the following operations:
 - (a) instruction fetch
 - (b) memory assignment Project Exam Help

https://tutorcs.com



In-class exercise (3)

 To encode the states of the FSM we just discussed, as shown below, how many bits do we need?




In-class exercise (4)

For the BEQ instruction, what control signals are involved?


What logic expression needs to be implemented for control signal nPC_sel? Assignment Project Exam Help

https://tutorcs.com



In-class exercise (5)

 If we merge the three states for BEQ and encode the new state as G3G2G1G0 = 1111, what is the new logic expression for nPC_sel?



In-class exercise (6)

To execute the following code how many clock cycles are needed?

```
Assignment 19,120 jett Exam Help subu $11, $2, $3
Pritps:/$13t6fc$7com
addu $14, $8, $9
```

WeChat: cstutorcs