COMP3222/9222-DigitajeCircuits Systems

6. Synchronous Sequential Circuits https://tutorcs.com

WeChat: cstutorcs


Objectives

- Learn design techniques for circuits that use flip-flops
- Understand the concept of states and their implementation with flip-flops
- Learn about the synchronous control of circuits using a clock signal ssignment Project Exam Help
- Learn how to dasign: synchronous sequential circuits
- Learn how to specify synchronous sequential circuits using VHDL
- Understand the techniques CAD tools use to synthesize synchronous sequential circuits

Synchronous sequential circuits


- So far...
 - Looked at combinational circuits, whose outputs are completely determined by their inputs, and
 - Flip-flops, whose outputs depend upon their current state
- Now: Assignment Project Exam Help
 - Consider a general class of circuits, known as sequential circuits, whose the interest of circuits, whose the interest of circuits and state, as well as present input values
 - A clock signal is commonly used to control the operation of a sequential circuit; these circuits are therefore known as synchronous sequential circuits (we won't consider the design of asynchronous sequential circuits in this course)
 - Synchronous sequential circuits are designed using combinational logic together with one or more flip-flops

General form of a sequential circuit



- Circuit has primary inputs Wand of the primary outputs Z
- The outputs of the FFs are referred to as the state, Q, of the circuit.
 - In order to simplify analysis, the state should only change once per clock cycle; FFs should therefore be edge-triggered
 - Changes in state depend upon both the current inputs and the present (current) outputs of the FFs, Q
- Outputs of the circuit depend upon the current state, and <u>may</u> also depend upon the current inputs, though this is not required

General form of a sequential circuit



- When the outputs Z only depend upon the current state Q, the circuit is said to be of Mapre type orcs
- Alternatively, when the outputs Z depend upon the current state,
 Q, and the inputs W, the circuit is said to be of *Mealy* type
 - Mealy circuits may require less states than Moore circuits for similar behaviour and are more responsive to changes in the inputs
- Because the functional behaviour of the circuit can be represented using a finite number of states, sequential circuits are also called *finite state machines*

Basic design steps

- Consider the design of a simple circuit meeting the following specifications:
 - 1. The circuit has one input, w, and one output, z

 - 3. All changes in the circuit occur on the positive edge of a clock signal https://tutorcs.com
- WeChat: cstutorcs
 Input/output behaviour of the circuit:

Clock cycle: w:	t_0	t ₁	t ₂	t ₃	t ₄	t ₅	t ₆	t ₇	t ₈	t ₉	t ₁₀
W:	0	1	0	1	1	0	1	1	1	0	1
Z :	0	0	0	0	0	1	0	0	1	1	0

Input/output behaviour of the circuit

- Consider the design of a simple circuit meeting the following specifications:
 - 1. The circuit has one input, w, and one output, z

 - 3. All changes in the circuit occur on the positive edge of a clock signal https://tutorcs.com
- The circuit detects two or more consecutive 1s. Circuits that detect the occurrence of a particular input pattern are referred to as **sequence detectors**
- Clearly, the output doesn't only depend on the present value of w...easily seen if we consider the desired input/output behaviour of the circuit

Input/output behaviour of the circuit


```
Clock cycle: t_0 t_1 t_2 t_3 t_4 t_5 t_6 t_7 t_8 t_9 t_{10} w: 0 1 0 1 1 1 1 0 1 Assignment Project Exam Help 1 0
```

https://tutorcs.com

- The different outputs during cycles t₄ and t₈ or t₂ and t₅ illustrate that the output must be determined by some state of the circuit rather than by the current input value
- The <u>first step in designing a finite state machine</u> is to determine how many states are needed and which "transitions" are possible from one state to another

Behaviour of state machine

- There is no set procedure for determining the number of states
- In our example:



- While w = 0, the circuit need not do anything, and so each active clock edge results in the circuit remaining in state μ .
- B When w = 1, the machine should recognize this and move to a new state, B, say. The transition large place on the next active clock edge after w = 1.


 - When in state B, if w = 0 at the next active clock edge, the circuit should return to state A. However, if w = 1 is seen in state B, the circuit should change to a third state called C and generate an output z = 1.
 - The circuit should remain in state C and output z = 1 as long as w = 1. When w becomes 0, the machine should return to state A.
 - As all possible values for w have been considered in all possible states, we can conclude that 3 states are enough.

State diagram

The behaviour of a sequential circuit can be described in several ways.

• The conceptually easiest is to use a pictorial representation in the form of a state diagram, which say that depicts states of the circuit as nodes and transitions between states are directed edges.

- The state diagram corresponding to the specification is as shown to the right.
- It should be noted that any labels instead of letters could be used for the states, and that the transition that is taken is the one associated with the input present when the active clock edge arrives.




B&V3, Figure 8.3

W = 0

State table

- While a state diagram is easy to understand, for implementation it is more convenient to translate the diagram into tabular form
- A **state table** indicates all transitions from each *present state* to the *next state* for different input signal values
- For our design, the state table is as shown:

 Note that here the output is listed with respect to the present state only



B&V3, Figure 8.4

w = 1


State assignment

- The state table of the previous slide defines 3 states in terms of letters A, B and C
- When implemented in a logic circuit, each state is represented by a particular valuation of state variables

 • Each state variable is implemented in the form of a flip-flop
- - In our example, with three states to represent, at least two state variables are required

WeChat: cstutorcs

Moore sequential circuit with two state flip-flops



- Upper case Y₁ and Y₂ are called the next-state variables
- Lower case y₁ and y₂ are called the present-state variables
- Next, we need to determine what type of flip-flop to use and design the combinational circuit blocks

State-assigned table

- We therefore need to produce a truth table that defines the function of the combinational circuits.
- More importantly, this requires us to assign a specific valuation of the state variables to each state, resulting in a so-called state-

assigned table for the circuit Assignment Project Exam Help

https://tutorcs.com State table:

		111			.00111			
Present	Next state		Output		Present	Next state		
state	w = 0	w = 1	/eChat	: cstu	torcs	w = 0	w = 1	Output
A	A	В	0		^у 2 ^у 1	Y ₂ Y ₁	Y ₂ Y ₁	Z
B C	Α Δ	C	0	Α	00	00	01	0
			ı	В	01	00	10	0
				С	10	00	10	1
					11	dd	dd	d

B&V3, Figure 8.6

Derivation of logic expressions

Ignoring don't cares

- Depends on flip-flop type used for the implementation
 - D-type is most straightforward

State assigned table:

Drocont	Next s		
Present state	w = 0	w = 1	Output
<i>y</i> ₂ <i>y</i> ₁	Y ₂ Y ₁	Y_2Y_1	Z
00	00	01	0
01	00	10	0
10	00	10	1
11	dd	dd	d

Assignment Project Exam Help


https://tutorcs.com

WeChat: cstutorcs
$$Y_2 = w\overline{y_2}y_1 + wy_2\overline{y_1}$$


$$Y_2 = wy_1 + wy_2$$


$$Y_2 = w(y_1 + y_2)$$


$$z = y_2 \bar{y}_1$$




Using don't cares








Final implementation





Summary of design steps

- 1. Obtain the specification of the desired circuit
- 2. Derive the states for the machine and create a state diagram.

Given a starting state, consider the behaviour in response to all possible inputs and identify new states as required. Repeat for all added states until all possible inputs have been considered for all states. When finished, the state diagram shows all states and the conditions under which the circuit moves from one state to another.

- 3. Create a state table from the state diagram.
- 4. Determine the number of state variables required to represent all the states and **perform a state assignment**.
- 5. Given the type of flip-flops to be used, **derive the next-state logic** expressions to control the FF inputs **and** to **produce the desired output**.
- 6. Implement the circuit.

State-assignment problem


- In the example we've just considered, we have seen straightforward implementations following from the state assignment we chose
- Is it possible to obtain better implementations for different assignment Project Exam Help

YES, it is!

https://tutorcs.com

WeChat: cstutorcs

Improved state assignment for Ex 1



WeChat: cstutorcs

B&V3, Figure 8.16


• Choosing *C* = 11 rather than *C* = 10, as we previously did, and choosing to implement the circuit using D-type flip-flops results in the next-state and output expressions:

$$Y_1 = D_1 = w$$

$$Y_2 = D_2 = wy_1$$

$$z = y_2$$

Circuit for improved state assignment




Mealy state machines

- In contrast to Moore state machines, in which the output is purely
 a function of the present state of the circuit, in Mealy machines,
 the output is also a function of the circuit's current inputs
- Mealy machines thereby provide additional flexibility and responsiveness in the design of sequential circuits Assignment Project Exam Help
- In our first example, the output was required to become 1 in the cycle after two consecutive 1s on the input had been detected.
- Suppose instead that the putput should become 1 in the clock cycle during which a second or further consecutive 1 is detected.
- The input/output sequence should then look as follows:

Clock cycle: w:	t ₀	t ₁	t ₂	t ₃	t ₄	t ₅	t ₆	t ₇	t ₈	t ₉	t ₁₀
W:	U	1	Ü	1	1	U	1	1	1	Ü	1
Z :	0	0	0	0	1	0	0	1	1	0	0


State diagram for revised example 1



WeChat: cstutorcs

- Note that now only two states are needed because we allow the output value to depend upon the present value of the input as well as the present state of the machine
- The FSM is implemented by following the design steps previously outlined

State table for the revised example 1



Assig Present	nment Project Next state	t Exam Out	Help out z
state h	ttps:/øtutorcs.o	com o	w = 1
A V	VeChat: cstute	orcs	0 1

B&V3, Figure 8.24

 Note that the output value is now dependent upon the present state as well as the input value

State-assigned table for revised example 1

	Present	Next	state	Output				
	state	w = 0	w = 1	w = 0	w = 1			
	У	Υ	Υ	Z	Z			
A	ssignm	ent _o Pro	ject Ex	tam He	elp ₀			
В	1	0	1	0	1			
nttps://tutorcs.com								


B&V3, Figure 8.25

WeChat: cstutorcs

 Assuming D-type flip-flops are selected to be used in the implementation of the machine, the next-state and output expressions are:

$$Y = D = w$$
 $z = wy$


Implementation of revised example 1



Using CAD tools to design FSMs

- Manually designing FSMs is tedious and error-prone
 - One could use structural VHDL to input a manually derived design before simulation and implementation
 - But CAD tools offer a better alternative, namely, to enter the state diagram; and to derive the design automatically
 - Graphical tools exist for this purpose
 - More commented by the property of the diagram
- Let's take a look at this approach with our "two-1s" recognizer
 WeChat: cstutorcs

Reminder: FSM of Example 1




Observe that state diagrams for Moore machines associate output values with the state nodes and only list the inputs that lead to each state transition.

VHDL code for the Moore-type FSM of Ex 1

```
There is no standard way
                                                   10 BEGIN
                                                            PROCESS (Resetn, Clock)
   of describing FSMs
                                                            BEGIN
                                                               IF Resetn = '0' THEN
   Using VHDL syntax, there
                                                                    y \leq A;
   are a few different ways of
                                                   15
                                                               ELSIF (Clock'EVENT AND Clock = '1') THEN
                                                   16
                                                                    CASE y IS
   describing FSMs.
                                                                        WHEN A => -- each state needs a WHEN
                                                           Exam Help = '0' THEN -- input determines
                                                                                           -- next state
         [an enumerated type] (line 8)
                                                                             ELSE
                                                    A/z=0
                                                                                 y \le B:
        The compiler chooses the://1
                                                                            END IF;
        number of state flip-flops and
                                                                 w=1
                                                                        WHEN B \Rightarrow -- when in state B
                                                                             IF w = '0' THEN
        the state assignment
                                                                                 y \leq A;
        Changes in state occur on
                                                                             ELSE
                                                                                 y \leq C:
        positive clock edges
                                                                             END IF:
                                                   28
                                                                        WHEN C \Rightarrow -- state C
                                                   29
  LIBRARY ieee;
                                                   30
                                                                             IF w = '0' THEN
  USE ieee.std logic 1164.all;
                                                   31
                                                                                 y \leq A;
                                                   32
                                                                             ELSE
  ENTITY simple IS
                                                   33
                                                                                 v \leq C:
        PORT (Clock, Resetn, w: IN STD LOGIC;
                                                   34
                                                                             END IF;
                             : OUT STD LOGIC);
              \mathbf{z}
                                                   35
                                                                    END CASE:
  END simple;
                                                   36
                                                               END IF;
                                                   37
                                                            END PROCESS;
  ARCHITECTURE Behavior OF simple IS
                                                            z <= '1' WHEN y = C ELSE '0'; -- output depends on state
        TYPE State type IS (A, B, C);
8
                                                   39 END Behavior;
9
        SIGNAL y : State type;
                                                                                             B&V3, Figure 8.29
```

Simulation results for the implemented circuit



- For this simple \(\frac{\text{FSM it is easytto check its correctness} \)
- For more complex FSMs, there may be a large number of possible states and inputs, so the designer needs to plan sequences of input patterns and corresponding acceptance tests carefully

Common alternate style of VHDL code for the Moore-type FSM of Example 1 State flip-flops

```
ARCHITECTURE Behavior OF simple IS
                                                      PROCESS (Clock, Resetn)
    TYPE State type IS (A, B, C);
                                                      BEGIN
    SIGNAL y present, y next : State type;
                                                          IF Resetn = '0' THEN
BEGIN
   PROCESS (w, y_present)
                                                               y present \leq A;
                                         w=1
                                                          ELSIF (Clock'EVENT AND Clock = '1') THEN
   BEGIN
                                              B/z=0
        CASE y present IS
                                                               y present <= y next;</pre>
                                         w=0
            WHEN A
                     y next \leq A;
                                                      z \le '1' WHEN y present = C ELSE '0';
                 ELSE
                                                                   Output logic
                                                                                   B&V3, Figure 8.33
Next-state logic
                 END IF;
            WHEN B =>
                                                     Note the explicit reference to
                                                     the present and next state here
                     y next \leq A;
                 ELSE
                                                     First process implements the
                     y next \leq C;
                                                     combinational logic to the left
                 END IF:
            WHEN C =>
                                                     of the FFs, which determines
                 IF w = '0' THEN
                                                     the next state in L06/S13
                     y next \leq A;
                 ELSE
                                                     Second process implements
                     y next \leq C;
            END IF;
                                                     the state FFs by giving effect
        END CASE;
                                                     to the state transition
    END PROCESS:
```

User-defined state assignment

- It is possible for the user to manually specify a desired state assignment, but there is no standardized approach for doing so
- In Quartus, this is done as follows:

```
Assignment Project Exam Help

ARCHITECTURE Behavior OF simple IS

TYPE State_TYPE IS (A, B, C);

ATTRIBUTE LIDEN ENCODING OF State_type : TYPE IS "00 01 11";

SIGNAL y_placet, hat it estate types

BEGIN

B&V3, Figure 8.34
```

But note that this should not normally be necessary


Using constants for manual state assignment – works with all VHDL compilers

CONSTANT C: STD LOGIC VECTOR(1 DOWNTO 0) := "11";

```
BEGIN
                                                             PROCESS (w, y present)
                                                             BEGIN
  Note the need for a WHEN
                                                                  CASE y present IS
   OTHERS clause in the
                                                                     WHEN A =>
                                                                         IF w = '0' THEN y next \leq A;
   next state logic as there is no
                                                                         ELSE y next \leq B;
                                                                         END IF:
   enumerated state_type;
   y_present is simply ment Project Exam Help => y_present is simply ment Project Exam Help => y_next <= A;
                                                                         ELSE y next \leq C;
   STD LOGIC VECTOR
                                                                         END IF;
                            https://tutorcs.com
                                                                     WHEN C \Rightarrow
                                                                         IF w = 0' THEN y next \le A;
                                                                         ELSE y next \le C;
                                                                         END IF:
                            WeChat: cstutorcs
                                                                     WHEN OTHERS =>
LIBRARY ieee;
                                                                         y next \leq A;
USE ieee.std logic 1164.all;
                                                                  END CASE:
                                                              END PROCESS:
ENTITY simple IS
                                                              PROCESS (Clock, Resetn)
  PORT (Clock, Resetn, w: IN
                              STD LOGIC;
                                                              BEGIN
                              STD LOGIC);
                       : OUT
                                                                  IF Resetn = '0' THEN
END simple;
                                                                     y present \leq A;
                                                                  ELSIF (Clock'EVENT AND Clock = '1') THEN
ARCHITECTURE Behavior OF simple IS
                                                                     y present <= y next;
  SIGNAL y present, y next : STD LOGIC VECTOR(1 DOWNTO 0);
                                                                  END IF;
  CONSTANT A: STD LOGIC VECTOR(1 DOWNTO 0) := "00";
                                                             END PROCESS;
  CONSTANT B: STD LOGIC VECTOR(1 DOWNTO 0) := "01";
                                                              z \le '1' WHEN y present = C ELSE '0';
```

END Behavior;

Reminder: Mealy-type FSM for Ex 1



Observe that state diagrams for Mealy machines list the output values together with the input that leads to each state transition.


VHDL code for the Mealy-type FSM of Ex 1

```
LIBRARY ieee;
  USE ieee.std logic 1164.all;
  ENTITY mealy IS
                                   STD LOGIC;
     PORT (Clock, Resetn, w
                             : IN
                             :OUT STD LOGIC);
             \mathbf{Z}
  END mealy;
  ARCHITECTURE Behavior OF mealy IS
     TYPE State_type I Signment Project Exa
     SIGNAL y : State type;
  BEGIN
     PROCESS (Resetn, Clock)
                             https://tutorcs.com
     BEGIN
          IF Resetn = '0' THEN
               y \le A:
               CASE y IS
                   WHEN A =>
Reset
                       IF w = '0' THEN y \le A;
    w = 1 / z = 0
                       ELSE y \le B;
                       END IF;
                   WHEN B \Rightarrow
                       IF w = '0' THEN y \le A;
                       ELSE y \le B;
                       END IF:
               END CASE;
          END IF;
     END PROCESS:
```

```
PROCESS (y, w)
   BEGIN
        CASE y IS
           WHEN A =>
             z \le '0':
             z \le w:
END Behavior;
```


- Note use of second process to ELSIF (Clock'EVENT We Chat; Tistut Of Etermine output independently of the state transition logic
 - It is also common to separate the next-state logic from the state transition logic, as we saw in slide L06/S31, in which case, there would be 3 processes for the Mealy machine

Simulation results for the Mealy machine



B&V3, Figure 8.37


Potential problem with asynchronous inputs to the Mealy machine



- Here changes in w occur after negative clock edges
- z should not be asserted until <u>after</u> w is asserted for 1 clock period
 - If z is input to another circuit that is not controlled by the same clock, we could get big problems (downstream errors)
 - On the other hand, a downstream circuit controlled by the same clock should ignore the erroneous pulse


Example 2: Design a control circuit for a bus-based register swap

 Consider the control required to swap the contents of R1 and R2 via a bus using R3 for temporary storage




Details for connecting registers to a bus

- Consider two 2-bit registers
 - 3-state buffers used to avoid "tying" outputs together




Control circuit design

- Consider the control required to swap the contents of R1 and R2 using R3 for temporary storage
 - What register transfers are required to effect the swap?
 - Which control signals need to be asserted for each transfer?
 - When & Mossigound that Portrigt etg Fassibe step up need?



Signals needed by control circuit




Moore state diagram for example 2

In successive steps:


1. R3 <= R2

2. R2 <= R1

3. R1 <= R3



State table for example 2





Present	Next	state		Outputs							
state	w=0	w=1	$R1_{out}$	$R1_{in}$	$R2_{out}$	$R2_{in}$	$R3_{out}$	$R3_{in}$	Done		
A	A	В	0	0	0	0	0	0	0		
В	C	C	0	0	1	0	0	1	0		
C	D	D	1	0	0	1	0	0	0		
D	A	A	0	1	0	0	1	0	1		

State-assigned table, next-state and output expressions for example 2 using D-type FFs

	Present	Next	state							
	state	w = 0	w = 1	Outputs						
	y_2y_1	Y_2Y_1	Y_2Y_1	$R1_{out}$	$R1_{in}$	$R2_{out}$	$R2_{in}$	$R3_{out}$	$R3_{in}$	Done
A	00	00			oject	EXal 0		1 p 0	0	0
В	01	10	1.0	0	0	1	0	0	1	0
C	10	11	https	:// t uto	orgs.c	om	1	0	0	$\stackrel{\circ}{0}$
D	11	00	0 0	0	1	0	0	1	0	1
	WeChat: cstutorcs B&V/3 Figure 8 13									

B&V3, Figure 8.13






$$R2_{out} = R3_{in} = \overline{y}_2 y_1$$

$$R1_{out} = R2_{in} = y_2 \overline{y}_1$$

$$R1_{in} = R3_{out} = Done = y_2 y_1$$

$$Y_2 = \overline{y}_2 y_1 + y_2 \overline{y}_1$$


Final implementation of example 2





Improved state assignment for Ex 2

Swapping the assignments for states C and D...

	Present	Next	state								
	state	w = 0	w = 1		Outputs						
	y_2y_1	Y_2Y_1	signm	$e^{R_{1}}$	rofect	E 2	\mathbf{m}^{R} Pel	$R3_{out}$	$R3_{in}$	Done	
A	00	00	0 1	0	0	0	0	0	0	0	
В	01	11	Https	://Put	ores.c	orh	0	0	1	0	
C	11	10	10	1	0	0	1	0	0	0	
D	10	00	WeC	hat:	cstuto	rcs	0	1	0	1	







B&V3, Figure 8.18

$$R2_{out} = R3_{in} = \overline{y}_2 y_1$$

$$R1_{out} = R2_{in} = y_2 y_1$$

$$R1_{in} = R3_{out} = Done = y_2 \overline{y}_1$$

Cost: 5x 2-input gates + 2 FFs

$$Y_2 = y_1$$

One-hot encoding of example 2

	Present	Output								
	state	w = 0	w = 1	Outputs						
	$y_4y_3y_2y_1$	$Y_4Y_3Y_2Y_1$	$Y_4Y_3Y_2Y_1$	$R1_{out}$	$R1_{in}$	$R2_{out}$	$R2_{in}$	$R3_{out}$	$R3_{in}$	Done
A	0 001	0001	0010	0	0	0	0	0	0	0
В	0 010	0100	gninent	Prolie	ct ⁰ F	vah	LIQ 1 _*	0	1	0
C	0 100	1000	1000	rroje	0			0	0	0
D	1 000	0001	0001	0	1	0	0	1	0	1
,	https://tutores.com									

B&V3, Figure 8.21

 Treating the remaining 12 valuations of the state variables as don't cares results in: WeChat: cstutorcs


$$Y_1 = \overline{w}y_1 + y_4$$
, $Y_2 = wy_1$, $Y_3 = y_2$ and $Y_4 = y_3$

The output expressions are just the outputs of the flip-flops:

$$R2_{out} = R3_{in} = y_2$$
, $R1_{out} = R2_{in} = y_3$ and $R1_{in} = R3_{out} = Done = y_4$

- These expressions are simpler than previously seen, but 4 FFs are needed
- Simpler expressions, as often result from one-hot encodings, may lead to faster circuits


Mealy-type FSM for swapping two registers



- While the Mealy implementation only requires 3 states, this does not necessarily imply a simpler circuit since we still
- The most important difference https://tutorcs.com/th the Moore version is the cycle sooner.
 - Note also that the entire swap only takes 3 clock cycles for the Mealy-type FSM, whereas it takes 4 clock cycles to complete for the Moore machine.

Complete design example: serial addition

- We've looked at several addition schemes that added two n-bit numbers in parallel (e.g., ripple-carry, carry-lookahead)
- In these schemes, the speed of the adder is important, but fast adders are more complex and thus more expensive
- If speed is not important the partiet cost effective poption is to use a serial adder in which bits are added a pair at a time



Serial addition


- Let $A = a_{n-1}a_{n-2}...a_0$ and $B = b_{n-1}b_{n-2}...b_0$ be two unsigned numbers that have to be added to produce $S = s_{n-1}s_{n-2}...s_0$
- Our task is to design a circuit that will perform the serial addition, dealing with a pariet bles among book cycle
- Having loaded at pair of numbers in parallel, the process starts by adding a_0 and b_0 and shifting the result, s_0 , into the sum registew to the carry from bit-position 0.

Assume we are to use positive edge-triggered D-type

flip-flops in the design

State diagram for the serial adder FSM

- An FSM is needed since the sum bit produced differs depending upon the carry produced in the previous cycle
- We therefore need two states depending upon the value of the carry present Project Exam Help




G: carry-in = 0

H: carry-in = 1

State table for the serial adder FSM

The state table is readily obtained from the state diagram



Present state	WeQ	bætst	astu	S Outputs				
	ab=00	01	10	11	00	01	10	11
G	G	G	G	Н	0	1	1	0
Н	G	Н	Н	Н	1	0	0	1

State-assigned table for serial adder FSM

Present	Ne	ext st	ate	Output				
state	ab=00	01	10	11	00	01	10	11
y As	signme	en l P	roje	ect E	xan	n He	§lp	
0	0 https	_	_	_	_	1	1	0
1	nttps	// t u	tores	S.GO	m_1	0	0	1

WeChat: cstutorcs

B&V3, Figure 8.42


 A simple state assignment leads to the following nextstate and output equations:

$$Y = ab + ay + by$$

 $s = a \oplus b \oplus y$


 These are the same as for a full-adder with carry-in y, carry-out Y, and sum s

Circuit for the serial adder FSM




State diagram for a Moore-type serial adder FSM

- Now let's consider the design of the equivalent Moore-type FSM
 - We then need a separate state, i.e. two states, for each output we found in the state diagram of the Mealy machine (slide L06/S51)



State table for the Moore-type serial adder FSM



nat: cst Present	utorcs Ne	ext sta	ate		Output
state	ab=00	01	10	11	S
G_0	G_0	G_1	G ₁	H ₀	0
G_1	G_0	G_1	G_1	H_0	1
H_0	G_1	H_0	H_0	H_1	0
H ₁	G_1	H_0	H_0	H_1	1

State-assigned table for the Moore-type serial adder FSM

Present	N	ext st	ate		
state	ab=00	01	10	11	Output
<i>y</i> ₂ <i>y</i> ₁		Y ₂ Y.	1		S
Assig	nment]	Praje	ect Æ	xam	Help
01	0,0	01	• .	10	1
10 h	ttps:ø/tu	itogc	S.CO1	n 11	0
11 _	01	10	10	11	1
	VeChat	csti	itorc	S	11

B&V3, Figure 8.46


The next-state and output equations are:

$$Y_1 = a \oplus b \oplus y_2$$

 $Y_2 = ab + ay_2 + by_2$
 $s = y_1$

 The expressions for Y1 and Y2 correspond to the sum and carry-out expressions in the full-adder circuit


Circuit for the Moore-type serial adder FSM




B&V3, Figure 8.47

 Referring back to the Mealy circuit of L06/S54, the output s is now passed through an extra flip-flop and thus delayed by one clock cycle

How do we build the serial adder? How do we control its operation?



Recall: Parallel-access shift register



Code for a left-to-right shift register with an enable input


```
LIBRARY ieee;
USE ieee.std logic 1164.all;
-- left-to-right shift register with parallel load and enable
ENTITY shiftrne IS
    GENERIC ( N : INTEGER := 4 );
    PORT (R
                     : IN
                                  STD LOGIC VECTOR(N-1 DOWNTO 0);
            L. E. w : IN
                                  STD LOGIC;
            Clock As: Signment Project Exam Help OF STD LOGIC VECTOR (N-1 DOWNTOD);
END shiftrne;
ARCHITECTURE Behavior Althores.com
BEGIN
    PROCESS
    BEGIN
          WeChat: cstutores
Wait until clock Event and clock = 'I';
          IF E = '1' THEN
                                                        -- if enabled
              IF L = '1' THEN
                                                        -- depending upon the load signal
                                                            either load a new word in parallel
                O \leq R:
              ELSE
                Genbits: FOR i IN 0 TO N-2 LOOP
                                                            or shift the word to right
                     Q(i) \le Q(i+1);
                END LOOP;
                Q(N-1) \le w;
            END IF:
                                                                               B&V3, Figure 8.48
          END IF;
    END PROCESS:
END Behavior;
                               Synchronous Sequential Circuits
                                                                                        L06/S61
```

VHDL code for the serial adder (part A)


```
1 LIBRARY ieee:
                                                            Shift register
2 USE ieee.std logic 1164.all;
                                                                            Adder
FSM
                                                                                       Shift register
                                                            Shift register
 ENTITY serial IS
                                                                                       Sum= A+B
     GENERIC (length: INTEGER := 8);
                                                                В
     PORT (Clock: IN
                             STD LOGIC;
                                                   Clock
                             STD LOGIC;
           Reset: IN
6
           A, B : IN
                             STD LOGIC VECTOR(length-1 DOWNTO 0);
                            igninent Projecto Exam Help
9 END serial;
10 ARCHITECTURE Behavior OF serial IS
                          -- includet Saralle that One Cost Capalon ponent
     COMPONENT shiftrne
11
      GENERIC ( N : INTEGER := 4 );
12
13
      PORT (R
                   : IN
                              STD LOGIC VECTOR(N-1 DOWNTO 0);
                              weednat: -cstutoresin
            L, E, w : IN
14
15
             Clock: IN
                              STD LOGIC:
16
                   : BUFFER STD LOGIC VECTOR(N-1 DOWNTO 0));
     END COMPONENT:
17
18 SIGNAL QA, QB, Null in: STD LOGIC VECTOR(length-1 DOWNTO 0);
19 SIGNAL s, Low, High, Run: STD LOGIC;
20 SIGNAL Count: INTEGER RANGE 0 TO length;
21 TYPE State type IS (G, H);
                            -- our Mealy machine
22 SIGNAL y : State type;
```

... continued in Part b

VHDL code for the serial adder (part B)



Synthesized serial adder



Name:		50).Ons		100,0	ns	15	0.0ns		200.0n	ıs	250
 Resetn	8	7	6	5	4	3	2	1	0			
Clock	屃		\prod	Л	Л	Л	\prod	Л	Л		\prod	
=> A						2	D					
ii B						Д	5					
Sum Sum		00) (4	0 (20) (90) (4	B)(A	4 X		D2	
or y	G	_)(н) G	X	Н)(G	_)(_н			G		
	l											

B&V3, Figure 8.50 L06/S64

State minimization

- How do we know the state diagram we have constructed is as simple as can be – has as few states as possible?
- Minimizing the number of states:
 - ⇒ possibly fewer flip-flops needed to represent states
 - ⇒ complexity of the PSW stonia for Example Hay Be reduced
- To reduce the number of states in a state diagram, some states must be equivalent to others in terms of their contribution to the overall behaviour of the FSM
- Definition: Two states S_i and S_j are said to be
 equivalent if and only if for every possible input
 sequence the same output sequence will be produced
 regardless of whether S_i or S_j is the initial state

State minimization procedure

- It is possible to define an exhaustive minimization procedure, as used in CAD tools, but it is tedious
- We'll look at a more efficient but limited method to get the general idea
- We exploit the idea that it is easy to show that some states are definitely not equivalent and partition the set of states into equivalent sets of states on that basis:
 - First, partition the states tintos differents sets on the basis of the different output values they produce
 - Next, consider the members of each set and determine whether or not they all have next states that belong to the same sets, i.e. refine the partitioning until all states within each set have the same next state set for each possible input value
 - When the partitioning cannot be further refined, replace each set
 with a single state a minimal number of states has been found

State minimization Example 8.5

	Present	Next	state	Output	
	state	w = 0	w = 1	Z	
	Α	B	C	1	
	В	D	F	1	
A	ssignm	enterc	oje o Ex	kam He	lp
	D	B	G	1	
	l ettps	:// tu to	rcscon	n 0	
	F	E	D	0	
	WeC	hat: cs	stu © rcs	0	

• Here, the initial partitioning $P_1 = (A B C D E F G)$

- The different output values lead to a partitioning into two sets $P_2 = (A B D)(C E F G)$
- The first set has a next state in the first set when w = 0 and in the second set when w = 1.
- However, state F differs from the other members of the second set in that it has a next state in the first set when w = 1

State minimization Example 8.5 (cont)

	Present state	Next $w = 0$	state <i>w</i> = 1	Output z	
A	F	B ://ttator E	ject Ex G Ccs.Con D stutorcs	1 1 0 0	lp

- We therefore have P₃ = (A B D)(C E G)(F)
- As state B has next state F when w = 1, we need to further partition the first set to obtain $P_4 = (A \ D)(B)(C \ E \ G)(F)$
- Checking all successor states for each set under each input we note
 no further partitioning is necessary, thus 4 states suffice for this
 example and we can label them A = (A D), B = (B), C = (C E G) and
 F = (F)

Minimized state table for Example 8.5


- Thus the following minimized state table can be derived
- This functionally equivalent FSM only requires two state flip-flops

As	ssignme Present	nt Pro	iect Ex	am Helt Output
	state https:	/ \tu t\\	c <u>w.com</u>	Z
	Α	В	С	1
	W eC	hata cs	tutorcs	1
	С	F	С	0
	F	С	Α	0

Vending machine (Example 8.6)


- Suppose we need to design the FSM for a vending machine with the following requirements:
 - The machine accepts nickels (5¢) and dimes (10¢)
 - It takes 15¢ for an item to be dispensed from the machine
 - If 20¢ is designate the buyer with 5¢ and wait for the buyer to make a second purchalters://tutorcs.com
- All electronic signals are synchronized to the positive edge of the clock signal
- A mechanical coin receptor generates a very slow sense signal, and these trigger a single pulse corresponding to the type of coin deposited

Signals for the vending machine



(b) Circuit that generates N

State diagram for Example 8.6




State table for Example 8.6

Present	Ne	Output			
state	<i>DN</i> = 00	01	10	11	Z
S1	SAS	s S gn	ınger	nt Pr	oje&t Ex
S2	S2	S4		_	0
S3	S3	Sot	t1987:/	/tuto	orcs.com
S4	S1	_	- P = "	_	1
S5	S3	W	e C h	at· d	estutores
S6	S6	S8	S9	_	stutores
S7	S1	_	_	_	1
S8	S1	_	_	_	1
S9	S3	_	_	_	1

B&V3, Figure 8.55

Can this state table be minimized?



Partition states based on output: (S1 S2 S3 S6)(S4 S5 S7 S8 S9)

S S S S S S O S O O


Refine sets based on next state: (S1)(S2 S6)(S3)(S4 S7 S8)(S5 S9)

Halt, since no further refinement possible


Minimized state table for Example 8.6

Present	Ne	Output			
state	<i>DN</i> =00	01	10	11	Z
Assign	ment P ro	oject	B2 2	ım F	Iel p
S2	S2	S4	S5	_	0
S3ht1	ps://tabo	rc\$2c	CETAL OF THE COLOR	_	0
S4	S 1	_	_	_	1
S5W	eChasæ	stuto	res		1

Minimized state diagram for Example 8.6



Mealy-type FSM for Example 8.6



Incompletely specified state table

 We have already applied the minimization procedure to some incompletely specified tables

In general, the procedure becomes more difficult to apply since all
possible output and next-state values need to be considered to
determine which design uses the least number of states

Next state Output z Present state w = 0A WeChat: cstatorcs o В G 0

Incompletely specified state table

Present	Next	state	Output z		
state	w = 0	w = 1	W = 0	w = 1	
Α	В	С	0	0	
Asgign	ment P	roj <u>e</u> ct	Exam l	Help	
D btt	ps: ^B /tut	G	0	0	
E IIII	ps. _F /tui	1016S.C	0	1	
F ,,,	E	D	0	1	
G W	eChat:	cst <u>u</u> toi	CS ₀	_	


- In this case, if the unspecified outputs are both assumed to be 0, the partitioning P = (A)(B)(D)(G)(CE)(F) is arrived at
- On the other hand, if they are considered to be 1, then P = (AD)(B)(CEG)(F) is obtained Can you find a partitioning with fewer states?
- In general, a good state assignment is more important than state minimization in obtaining a low cost implementation

Analysis of synchronous sequential circuits

- Designers must be able to analyze the behaviour of existing circuits – this is much easier than synthesizing them
 - To analyze a circuit, simply reverse the steps of the synthesis process Assignment Project Exam Help
 - 1. FF outputs represent the present state variables
 - 2. Their input ntermination rest care the circuit will enter
 - 3. From this information we can construct the state-assigned table
 - 4. Which lead workerstate table table table, to state diagram

Analysis example 8.8

What is the function of this circuit?



Tables for the circuit in Example 8.8

Present	Next	State						
state	w = 0	w = 1	Output		Present	Next	state	Output
y ₂ y ₁	Y_2Y_1	Y_2Y_1	Z		state	w = 0	w = 1	Z
0 0	00 A	ssigni	neŋt P	roject	Exam	Help	В	0
0 1	0 0	10	0		В	Α	С	0
10	0 0	1htt	os:ø/tu1	orcs.	conc	Α	D	0
11	0 0	11	1		D	Α	D	1

WeChat: cstutorcs

(a) State-assigned table


(b) State table

$$Y_1 = wy_2 + w\overline{y}_1$$

$$Y_2 = wy_2 + wy_1$$

$$z = y_2y_1$$

Example 8.9 using JK flip-flops



$$J_1 = w$$

$$K_1 = \overline{w} + \overline{y_2}$$

$$J_2 = wy_1$$

$$K_2 = \overline{w}$$

$$z = y_2 y_1$$

The excitation table for the circuit in L06/S82

1	
$J_1 = w$	
$K_1 = \overline{W} + \overline{y_2}$	•
$J_2 = wy_1$	
$K_2 = \overline{W}$	
$z = y_2 y_1$	


Present		Flip-flop inputs			
state	w =	= 0	w =	1	Output
<i>y</i> ₂ <i>y</i> ₁	J_2K_2	J_1K_1	J_2K_2	J_1K_1	Z
00	onme	nt Proi	ecf Exa	am He	ln 0
01	201	TO 1 S	10	111	0
10	01	//.01	0.0	10	0
11	րաբջո	Hugh	cs.com	10	1

WeChat: cstutorcs

Next State Present Output w = 1w = 0state y_2y_1 Y_2Y_1 Y_2Y_1 Ζ 00 0.0 01 0.10.010 10 0.0 11 0 11 0.0 11

Design of a counter using the sequential circuit approach

Say we are to design a 0 – 7 up counter with enable




State table for the counter

	Present	Next	state	Output	
	state	w = 0	w = 1	•	
	Α	Α	В	0	
A	ssignm	entBPro	je& Ex	kam He	lp
	C	С	D	2	
	P ttps	:// t utoi	cs.\subsection	1 3	
	E	Е	F	4	
	₩eC	hat: cs	stutercs	5	
	G	G	H	6	
	Н	Н	Α	7	


State-assigned table for the counter

	Present	Next		
	state	w = 0	w = 1	Count
	<i>Y</i> 2 <i>Y</i> 1 <i>Y</i> 0	$Y_2Y_1Y_0$	$Y_2Y_1Y_0$	$Z_2Z_1Z_0$
As	ssi go me	ntoboje	ectoExar	n Hoo lp
В	001		010	001
C	https:	//tottorc	s.com	010
D	011	011	100	011
Ε	WeC	hat!!@sti	itoles	100
F	101	101	110	101
G	110	110	111	110
Н	111	111	000	111

K-maps for D flip-flops for the counter




Circuit diagram for the counter implemented with D FFs



B&V3, Figure 8.64

L06/S88

Recall: four-bit counter with D FFs



Design Exercise:

Parity generator for serial communication

Design an even parity generator to produce parity bit p
to replace b₇ = 0 of each ASCII byte B that is to be
serially transmitted by the system below

