Assignment Project Exam Help Synthesizable VHDL https://tutorcs.com

WeChat: cstutorcs

Steve Wilton
University of British Columbia

Introduction

For the most part, in this course, you are writing a fairly small VHDL Description

For larger designs, if you aren't *really* careful, it is likely that when your from the formula to hardware, it won't work!

https://tutorcs.com

Why?

WeChat: cstutorcs

I'll tell you in this slide set, and also talk about how to make sure it does work.


Why is this so important?

Because, it will save you tons of debugging time in the lab if you understand it.

Recall: What is VHDL?

VHDLs serves two roles:

- Synthesis Describe hardware that you ultimately want to create
- Simulation Describe hardware for simulation, and describe tests



Subset of VHDL that can be synthesized is called synthesizable VHDL

- Many legal VHDL constructs can not be synthesized

"Synthesizable" VHDL

Not all VHDL Code can be synthesized by current tools.

This isn't limited to our tools

Synthesizable VHDL is a subset of VHDL that can be synthesized by current tools.

Assignment Project Exam Help

If you write VHDL that in the sizable in

- Tools will not be able to create hardware
 - Sometimes it white, blinated as twitter thing that is "not quite right"
 - Sometimes it gives an error message, sometimes not!

Moral: if you are going to synthesize, always write Synthesizable VHDL!

Synthesizable Language Constructs

- Entities/Architectures
- Signals
- Concurrent Signal Assignments
- Component Instantiations
- Processes Assignment Project Exam Help
 - If/else Conditional Statement
 - Case Statemenhttps://tutorcs.com

These are generally synthesizable stutores


To be Synthesizable, there needs to be a way to determine an equivalent gate-level implementation of the construct

For all of the constructs above, there is a straight-forward "recipe" to determine the gate-level implementation ...

...except for the PROCESS

A modern synthesis tool:

- Extracts processes and concurrent assignments from the code
- Converts **each** process and concurrent assignment to **a piece of hardware**




Page 6

Synthesis of VHDL Processes

We use the VHDL Process to model the behaviour of a block of hardware.

The synthesis tool then **tries its best** to find a hardware implementation that matches this behaviour.



It's possible to write a process in such a way, that it becomes non-synthesizable

Three Coding Patterns

Synthesis tools use **PATTERN MATCHING** on each process to determine its hardware implementation

Three patterns that ALL synthesis tools can understand

- 1. Purely Combinational Project Exam Help
- Sequential
- 3. Sequential with as the resecon

WeChat: cstutorcs
ANY PROCESS THAT YOU WRITE MUST
USE ONE OF THESE THREE PATTERNS

Patternsignment Plye Combinational

https://tutorcs.com

WeChat: cstutorcs

1. Purely Combinational

Process outputs are a function of the current input values

Rule 1A:


 Every input to the process must be in the sensitivity list (or in VHDL 2008, the sensitivity list must only contain the keyword all)

Rule 1B:

Assignment Project Exam Help

- Every output must perssigned avalue for every possible combination of inputs.
- In other words, evely outputtmost the assigned a value for every possible path through the process' description

```
PROC: process (A, B, SEL)
begin
   if (SEL = '1') then
        C <= A;
   else
        C <= B;
   end if;
end process;</pre>
```



1A. Sensitivity List Rule


Rule 1A:

Every input to the process must be in the sensitivity list

If you break this rule, you are saying...

... "If an event occurs on the input signal, do not immediately update the output" Assignment Project Exam Help

Quartus is actually smart enough in this case, but don't rely on this in general. And your simulations will definitely be wrong. Page 11



1B. Output Assignment

Rule 1B:

- Every output must be assigned a value for every possible combination of input values.

If you break this rule, you are saying...

- ... "For the combination of the propultion of the combination of the propultion of the combination of the co
 - → Memory is implied → Sequential


```
PROC: process (A, B, SEL)
begin

if (SEL = '1') then

C <= A;
end if;
end process;
```

From Quartus:

Warning (10631): VHDL Process
Statement warning at testtest.vhd(13):
inferring latch(es) for signal or variable "C",
which holds its previous value in one or
more paths through the process



1B. Output Assignment

Rule 1B:

- Every output must be assigned a value for every possible combination of input values.
- In other words, every output must be assigned a value for every possible path through the process' description.
 Assignment Project Exam Help

The following works the the state of the following works the the state of the following works the state of the state of the following works the state of the stat

Make sure you understand why!

CASE Statement

If you don't handle all choices in the **CASE** statement it actually gives you an error. So you won't accidentally get the wrong circuit.

```
-- Assume SEL is 2-bits ment Project Exam Help begin

-- Note: Missing "1https://tutorcstatement error at testtest.vhd(16): case SEL is when "00" => F <= A; when "01" => F <= We Chat: end process;

-- Assume SEL is 2-bits project Exam Help Error (10313): VHDL Case

-- Note: Missing "1https://tutorcstatement error at testtest.vhd(16): Case Statement choices must cover call possible values of expression cstutorcs end process;
```

BEST PRACTICE: Use when others to catch all other cases

Summary: 1. Purely Combinational

Process outputs are a function of the current input values

Rule 1A:


 Every input to the process must be in the sensitivity list or use keyword all in VHDL 2008

Rule 1B:

Assignment Project Exam Help

- Every output must perpssigned avaluer for every possible combination of inputs.
- In other words, evely outputtmust be assigned a value for every possible path through the process' description

```
PROC: process (A, B, SEL)
begin
   if (SEL = '1') then
        C <= A;
   else
        C <= B;
   end if;
end process;</pre>
```



Raighernt Prosequential

https://tutorcs.com

WeChat: cstutorcs

2. Sequential

Each output changes ONLY on the rising or falling edge of a single clock

Rule 2A:


Only the clock should be in the sensitivity list

Rule 2B:

Assignment Project Exam Help
Only signals that change on the same edge of the same clock should be part of the transfer the part of the part of

```
provechate)cstutorcs
begin
  if (rising edge(CLK)) then
    <logic>
  end if;
end process;
```

Sequential Circuit with Synchronous Reset Falls Under This Category



Flip Flop Reset Signals

A flip-flop can have either a synchronous or asynchronous reset

Asynchronous Reset: When the reset signal is high, the flip-flop is reset (forced to '0') immediately, regardless of the clock.

Assignment Project Exam Help

Synchronous Reset: On a rising clock edge, if the reset signal is high, The flip-flop is reset (fortores.com

WeChat: cstutorcs

The difference

Synchronous reset → flip-flop only resets on a rising clock edge Asynchronous reset → flip-flop resets immediately

Recall rule for Pattern 2: Each output changes ONLY on the rising or falling edge of a single clock

Do either of these match this pattern?

Assignment Project Exam Help

Asynchronous Reset: When the reset signal is high, the flip-flop is reset (forced to '0') in the signal is high, the flip-flop is

Synchronous Reset: WeChat: cstutorcs
On a rising clock edge, if the reset signal is high,
The flip-flop is reset (forced to '0').

Describing DFF with Synchronous Reset


Synchronous Reset: On a rising clock edge, if the reset signal is high, The flip-flop is reset (forced to '0').

```
architecture ARCH of DFF is
         begin
          Assignment Project Exam Help
           begin
Reset Case
                              Normal Operation
                 Q <= D;
               end if;
             end if;
           end process;
         end architecture;
```


Reset behaviour described inside rising clock edge case 23

DFF With Synchronous Reset

Behaviour is equivalent to:



But there are better translator level implementations of such functionality and we just assume that it's possible to create such a flip flop with synchronous reset input



Asynchronous Reset: When the reset signal is high, the flip-flop is reset (forced to '0') immediately, regardless of the clock.

? Assignment Project Exam Help

Synchronous Reset: https://www.fishtpercet.com/pa:risintpercet.com

Pattern 3 Seguential with Asynchronous Reset

WeChat: cstutorcs

3. Sequential with Asynchronous Reset

Reset occurs immediately

Rule 3A:

Sensitivity list includes clock and reset

3. Sequential with Asynchronous Reset

Rule 3B:

Assignments in the reset part can only reference constants or literals

```
Assignment Project Exam Help
process (CLK, RESET)

begin
if (RESET)

A <= '0'; -- YES

B <= WOUTERESESTUTORS

elsif (rising_edge(CLK)) then

...
```

Describing DFF with Asynchronous Reset

Asynchronous Reset: When the reset signal is high, the flip-flop is reset (forced to '0') immediately, regardless of the clock.

```
architecture ARCH of DFF is
          begin
                                       RESET now in
            præsignentæbeject E
            begin
                       ጜ:≢/túŧórcѣŀ&om
Reset Case
                                                 Normal Operation
               end if;
             end process;
          end architecture;
```

Reset behaviour described before rising clock edge case

Final Rule (the most important rule of all):

If you want to synthesize your circuit, every process must fall exactly into one of these categories. Every process. Every single one. No exceptions.

Assignment Project Exam Help

If one of your processes doesn't, you need to break it up into blocks, where the blocks blocks, where the blocks blocks blocks.

WeChat: cstutorcs

(note: I am being a little bit conservative here... some synthesizers will handle a few patterns not described here. But don't count on it).

IF YOU DON'T FOLLOW THESE THREE PAITERNS



Assignment Project Exam Help

https://tutorcs.com

WeChat: cstutores

NSTRUCTO

YOU'RE GONNA GAVE A BAD TIME

Summary: Synthesizable Processes

Make sure all of your processes fall under one of these three patterns

If one of them doesn't then break it into multiple processes that do!

Assignment Project Exam Help

I'm being conservative Some synthesis tools can handle more complex patterns. But don't count on it WeChat: cstutorcs

TIP: Anytime you write a process, ask your self "Does this process fall under one of these three patterns?"