## COMP3222/9222-DigitajeCircuits Systems

3. Number Representation & Arithmetic Circuits https://tutorcs.com

WeChat: cstutorcs

## **Objectives**

- [Review] representation of numbers in computers
- Circuits for performing arithmetic operations
- Performance issues in large circuits
- The consequences of architectural decisions
   Assignment Project Exam Help
   VHDL for specifying arithmetic circuits

https://tutorcs.com

 Work through same problems from the first 3 lectures during Wednesday's lecture

## Unsigned integer representation

- Numbers that are positive only are called unsigned
- Numbers that can be negative are called signed
- Unsigned binary numbers are represented using the positional number representation as in

which is an integer that has the value 
$$V(B)_{h} = b_0 b_0 con^{2^{n-2}} + ... + b_1 con^{2^n} + b_0 con^{2^n} + ... + b_1 con^{2^n} + ... + con^{2^n}$$

 Note that the positional number representation can be used for any radix r, in which the unsigned number

$$K = k_{n-1}k_{n-2}...k_1k_0$$

has the value

$$V(K) = \sum_{i=0}^{n-1} k_i \times r^i \text{ with } k_i \in \{0, 1, ..., r-1\}$$

## **Numbers in different systems**

 Apart from radix 10 (decimal) and 2 (binary), radices 8 (octal) and 16 (hexadecimal, or simply "hex") are useful

 Octal & hexadecimal are useful shorthand notations for binary numbers, which are predominantly used in computers


A binary number is torperted into orcs.
 octal (hex) by taking groups of three (4) bits, starting from thet: cstut least significant bit, and replacing them with the corresponding octal (hex) digit

- Conversion from octal (hex) to binary requires that each digit be replaced by the corresponding three (4) bits denoting the same value
- Revise decimal → binary conversion if unsure

Decimal	Binary	Octal	Hexadecimal
00	00000	00	00
01	00001	01	01
02	00010	02	02
03	00011	03	03
04	00100	04	04
et Pixa	1901016	185	05
1 106 X CI	00110	106	06
07	00111	07	07
colon	01000	10	08
0911	01001	11	09
10	01010	12	0A
ords	01011	13	0B
0103	01100	14	0C
13	01101	15	0D
14	01110	16	0E
15	01111	17	0F
16	10000	20	10
17	10001	21	11
18	10010	22	12

Note the need to introduce symbols 'A' through 'F' in hex in order to represent the digits 10 through 15.

## Binary addition – the half-adder circuit




(a) The four possible to the f

(b) Truth table

Note that the truth table

a) Is symmetric w.r.t. x and y, and Exclusive CStul Cocoserts the unary value xy into binary value cs



(d) Graphical symbol

## Binary addition of more than 2 bits

 In general, this requires at position i the addition of three bits (two inputs and a carry-in from position i-1) and results in a sum bit and a carry-out bit for the next (more significant) position to the left

Assignment Project Exam Help
$$X = x_4 x_3 x_2 x_1 x_0 \qquad 0.1111 \qquad (15)_{10}$$

$$+ Y = y_4 y_3 \text{ https://tutorcs.com/10}_{10}$$

$$C = c_4 c_3 \text{ WeChat: lcstutorcs} \qquad \text{Generated carries}$$


$$S = s_4 s_3 s_2 s_1 s_0 \qquad 1.1001 \qquad (25)_{10}$$


#### The full-adder circuit

Consider the addition of two bits and a carry in at each bit position, resulting in a sum bit and a carry out

				. /
$X_i$	$y_i$	$c_{i}$	$c_{i+1}$	$s_i$
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

(a) Truth table









$$c_{i+1} = x_i y_i + x_i c_i + y_i c_i$$

(b) Karnaugh maps




(c) Circuit



(d) Graphical symbol

## **Decomposed full-adder**




Note that due to circuit resistance and capacitance, gates have a signal "propagation delay" associated with them

Q1: What are the gate delays in computing  $s_i$  and  $c_{i+1}$ ?

Q2: AFTER  $s_i$  and  $c_{i+1}$  have settled, what effect does changing any input have?

## An *n*-bit ripple-carry adder

 Just as in manual decimal addition, binary addition can be performed by adding pairs of bits together starting at the least-significant bit (l.s.b.) position – a carry-out of position i is added to the operands in position i+1



- When the operands X and Y are applied to the adder, it takes some time before the output S is valid because the carries have to be determined first
  - If the time to produce the carry-out from the l.s.b. is  $\Delta t$ , and this delay is identical for all adder stages, then the delay for the carry-out to be produced from the m.s.b. (most significant bit) is  $n\Delta t$
  - The adder derives its name from the manner in which carries ripple through the adder from right to left [imagine changing  $Y = 0..00 \rightarrow 0..01$  after adding Y = 0..1]

#### VHDL code for a full-adder

```
LIBRARY ieee;
USE ieee.std logic_1164.all;
ENTITY fulladd IS
   PORT Asing rangent Project Strange ;
          s, Cout : OUT STD LOGIC);
END fulladd; https://tutorcs.com
ARCHITECTURE LogicFunc Of fulladd IS
BEGIN
   s <= x XOR y XOR Cin;
   Cout \leq (x AND y) OR (Cin AND x) OR (Cin AND y);
END LogicFunc;
```

#### VHDL code for a four-bit adder

Declare internal wires/signals

```
LIBRARY ieee ;
                                                ARCHITECTURE Structure OF adder IS
USE ieee.std logic 1164.all;
                                                    SIGNAL c1, c2, c3 : STD LOGIC;
                                                    COMPONENT fulladd
ENTITY fulladd IS
                                                       PORT (Cin, x, y: IN STD LOGIC;
                                                               s, Cout: OUT STD LOGIC);
    PORT (Cin, x, y: IN STD \bot
          s, Cout : OUT STD L
                                FIC );
                                                    END COMPONENT:
                                                BEGIN
END fulladd:
                                                                       Component declaration
ARCHITECTURE LogicFunc a full Project stage of full add to the positional association
BEGIN
                                                    stage1: fulladd
    s <= x XOR y XOR Cin; https://tutorcs.cout <= (x AND y) OR (Cin AND S://tutorcs.com/
                                                          PORT MAP (c1, x1, y1, s1, c2);
                                                    stage2: fulladd
           (Cin AND y);
                                                          PORT MAP (c2, x2, y2, s2, c3);
                           WeChat: cstutoftes : fulladd -- e.g. named association
END LogicFunc ;
                                                          PORT MAP ( Cin => c3,
LIBRARY ieee;
                                                                     Cout => Cout,
                                Need to include ieee.std logic
USE ieee.std logic 1164.all;
                                                                     x => x3.
                                library before each entity
                                                                     y => y3,
                                declaration within a source file
ENTITY adder4 IS
                                                                     s => s3);
                                                END Structure:
    PORT (Cin: IN STD LOGIC;
          x3, x2, x1, x0 : IN STD LOGIC;
                                                            Component instantiations; Note:
          y3, y2, y1, y0 : IN STD LOGIC;
                                                             two port association methods
          s3, s2, s1, s0 : OUT STD LOGIC;
          Cout: OUT STD LOGIC);
                                            Subcomponent can also appear
END adder4:
```

in a separate file, often in the "work-

ing" (current project) directory

20T3 COMP3222/9222

L03/S11

## Declaration of a user-defined package

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
...
-- your component descriptions (entities & architectures)
...
PACKASSIBILITIES Exam Help
COMPONENT fulladd
POIRT (OMPONENT fulladd
POIRT (OMPONENT fulladd
STD_LOGIC;
s, Cout : OUT STD_LOGIC);
END COMPONENTS;tutorcs
END fulladd_package;
```

- Avoids need to declare the component in the architecture part
- Allows component to be reused across multiple projects
- The package declaration can appear at the end of the source file containing the component(s)

### Instantiation of component using package


```
LIBRARY ieee ;
USE ieee.std logic 1164.all;
USE work.fulladd package.all; -- user-defined package in current,
                                -- "working" directory eliminates need to
ENTITY adder4 IS
                               -- explicitly declare fulladd component
                                             STD LOGIC:
    PORT (Cin
                                    : IN
           Assignment Project Example GIC; y3, y2, y1, y0 : IN Example Codic;
             s3, s2, s1, s0 : OUT STD_LOGIC; Couthttps://tutorcscomm STD_LOGIC);
END adder4;
                  WeChat: cstutorcs
ARCHITECTURE Structure OF adder4 IS
    SIGNAL c1, c2, c3 : STD LOGIC;
BEGIN
    stage0: fulladd PORT MAP (Cin, x0, y0, s0, c1);
    stage1: fulladd PORT MAP (c1, x1, y1, s1, c2);
    stage2: fulladd PORT MAP ( c2, x2, y2, s2, c3 );
    stage3: fulladd PORT MAP (
            Cin => c3, Cout => Cout, x => x3, y => y3, s => s3);
END Structure:
```

## Use of multibit signals

```
LIBRARY ieee;
USE ieee.std logic 1164.all;
                                       Declaration of signals rep-
USE work.fulladd package.all;
                                        resenting numeric values
ENTITY adder4 IS
           (Cin : IN STD LOGIC; Assignment Project Exame Holes DOWNTO 0);
    PORT (Cin : IN
                     : OUT STD_LOGIC_VECTOR(3 DOWNTO 0);
            Cout https://tutorostooing);
END adder4:
                                            Declaration of collected, unre-
ARCHITECTURE Structure OF adder4 IS
                                             lated or non-numeric signals
    SIGNAL C: STD_LOGIC_VECTOR(1 TO 3);
BEGIN
    stage0: fulladd PORT MAP ( Cin, X(0), Y(0), S(0), C(1) );
    stage1: fulladd PORT MAP ( C(1), X(1), Y(1), S(1), C(2) );
    stage2: fulladd PORT MAP ( C(2), X(2), Y(2), S(2), C(3) );
    stage3: fulladd PORT MAP ( C(3), X(3), Y(3), S(3), Cout );
END Structure;
```


## Signed numbers

1 denotes



## Assignment Project Exam Help





(b) Signed number

m.s.b.

## Potential signed number representations

- Sign and magnitude
  - Use the same positional number representation as for unsigned numbers with a sign bit in the left-most position
- 1's complement
  - Derive an Arsbitgregative rumber P from  $2^n 1$  i.e.  $K_1 = (2^n 1) P$
  - Equivalent to flotting: extertorics.com
- 2's complement (preferred, as we shall see)
  - Derive an *n*-bit negative number  $K_2$  by subtracting the equivalent positive number P from  $2^n$  i.e.  $K_2 = 2^n P = K_1 + 1$
  - Algorithm for deriving 2's complement:
    - Given a signed number  $B = b_{n-1}b_{n-2}...b_1b_0$ , its 2's complement  $K_2 = k_{n-1}k_{n-2}...k_1k_0$  can be obtained by examining the bits of B from right to left and taking the following action:

copy all bits of B that are 0 and the first bit that is 1; then simply complement all the remaining bits on the left

### Interpreting $B=b_3b_2b_1b_0$ as a signed integer

Table 5.1	Interpretation of four-bit signed integers.					
	Sign and agnitude	1's complement	2's complement			
0111	+7	+7	+7			
0110	+6	+6	+6			
0101	+5 As	+5 Assignment Project Exa				
0100	+4	+4	+4			
0011	+3	https://tu	itorcs.3com			
0010	+2	72	+2			
0001	+1	Walchot	cstutorcs			
0000	+0	wegmat.	cstu <sub>t</sub> pres			
1000	-0	-7	-8			
1001	-1	-6	<b>-</b> 7			
1010	-2	-5	-6			
1011	-3	-4	-5			
1100	-4	-3	-4			
1101	-5	-2	-3			
1110	-6	-1	-2			
1111	<b>-</b> 7	-0	-1			

Note the two representations for zero in the <u>sign and</u> <u>magnitude</u> and <u>1's complement</u> forms
 am Helalso the larger range that can be represented using <u>2's complement</u>

#### Addition with sign and magnitude rep.

- If both operands have the same sign, then the addition is simple – add the magnitudes and preserve the sign
  - This is only trouble free if the sum can be represented given the number of bits available for the magnitude
- If the operands grave opposite signs, while change it the smaller number has to be subtracted from the magnitude of the the ger of the common that the common the magnitude of the the common that the commo
  - Logic for comparing and subtracting numbers is also needed
  - Hence unattractive for use in computers


## 1's complement addition

#### Assignment Project Exam Help

- While generating a negative number is easy, sometimes a correction is involved in the addition
  - Addition then takes twice as long as for two unsigned numbers

## 2's complement addition


#### Assignment Project Exam Help



Straightforward addition not involving complications


## 2's complement subtraction

- Most readily done by negating the subtrahend and adding it to the minuend
  - Involves finding 2's complement of the subtrahend and then partoring management to Project+ Exam Help
- As we ignore carry-outs of the m.s.b., the same addition can be used for both addition and subtraction WeChat: cstutorcs



1011

-0010



(-7)

#### Adder/subtractor unit XOR gates act as conditional inverters $y_{n-1}$ $y_1$ $y_0$ Add/Sub control $0 \Rightarrow B = y$ ; $c_0 = 0;$ S = A + B + 0: $X_{n-1}$ = x + y; Assignment Project Exam Help $1 \Rightarrow B = \overline{y}$ [1's comp.] $= (2^n - 1) - y;$ $a_{n-1}$ $c_0 = 1$ ; https://tutorcs.com S = A + B + 1: = x - y; [2's c] *n*-bit adder $c_0$ WeChat: cstutorcs

Good design rule: More generally, (mech) components, (SW) functions, etc.

Develop circuits to be as flexible as possible and exploit common portions for as many tasks as possible

Minimizes the number of gates needed and the wiring complexity


 $s_{n-1}$ 

#### Performance issues

- The speed of a circuit is limited by the longest delay along the paths through the circuit
  - In the case of the adder/subtractor circuit of slide L03/S22, the longest delay is along the path from input y<sub>0</sub> through the XOR gate and through the carpy circuit of each adderstage
- In digital circuits, the longest delay is referred to as the critical-path delay sand the path that causes this delay is called the critical path we Chat: cstutorcs
   Better performance can be achieved using faster
- Better performance can be achieved using faster circuits by either:
  - 1. Using superior gate technology (process/technology innovation), or
  - 2. Changing the overall structure of a functional unit (architectural innovation).

## Fast addition: Carry-lookahead addition

- Carry propagation delay can be reduced by quickly evaluating the carry-in for each stage
- Recall, the carry-out for stage i can be realized as:



$$g_i = x_i y_i$$
 carry generated when both input bits are 1  
 $p_i = x_i + y_i$  carry propagated when either input bit is 1

## **Carry-lookahead addition**

 Expanding the previous expression in terms of stage i-1 gives:

$$c_{i+1} = g_i + p_i c_i$$

$$= g_i + p_i (g_{i-1} + p_{i-1} c_{i-1})$$

$$= g_i + p_i g_{i-1} + p_i p_{i-1} c_{i-1}$$


$$= g_i + p_i g_{i-1} + p_i p_{i-1} c_{i-1}$$

$$c_{i+1} = g_i + p_i f_{i-1} f_{i-1} f_{i-1}$$

 An adder based on this expression is called a carrylookahead adder

## A ripple-carry adder based on L03/S24 (1)






Replaces one AND gate in FA circuit (L03/S7) with an OR gate Critical path length (shown in red) 2n+1 gates:

- All g<sub>i</sub> & p<sub>i</sub>
   signals
   available after
   1 gate delay
- Each stage
   adds 2 more
   gate delays to
   compute c<sub>i+1</sub>

## Carry-lookahead adder based on L03/S25 (2)

$$c_{i+1} = g_i + p_i g_{i-1} + p_i p_{i-1} g_{i-2} + ... + p_i p_{i-1} ... p_2 p_1 g_0 + p_i p_{i-1} ... p_1 p_0 c_0$$




- All carries produced at the same time after 3 gate delays
- All sum bits computed in 4 gate delay after carries determined

BUT, the complexity grows at every stage

- 2 more wires enter/leave per stage
- 1 more AND gate with one more input per stage
- One more input to OR gate per stage

# Carry-lookahead adder (CLA) with ripple-carry between blocks


- The complexity of an n-bit CLA grows rapidly with n
- Thus, use a hierarchical approach to implement large adders
- For example spigner 2 bill project intentalinity
  - Each block can be a CLA
  - Interconnect blocks either in ripple-carry fashion:



Q: What is the critical path delay of this adder architecture?

## Hierarchical carry-lookahead addition

...or using a second level of carry-lookahead:



## Hierarchical carry-lookahead addition

- Uses a second (or more) levels of carry-lookahead to reduce the time to produce carry signals between blocks
- Each block produces its own "block" generate and propagate signals instead of carrys-outs – denote these as G<sub>i</sub> & P<sub>i</sub> for block j
- We then have for block 0 Assignment Project Exam Help  $c_8 = g_7 + p_7g_6 + p_7p_6g_5 + ... + p_7p_6...p_2p_1g_0 + p_7p_6...p_1p_0c_0$  $= G_0 + P_0c_0$  https://tutorcs.com

with

$$P_0 = p_7 p_6 ... p_1 p_0$$

Then

$$c_{16} = G_1 + P_1 c_8 = G_1 + P_1 G_0 + P_1 P_0 c_0$$

and

$$c_{24} = G_2 + P_2G_1 + P_2P_1G_0 + P_2P_1P_0c_0$$

$$c_{32} = G_3 + P_3G_2 + P_3P_2G_1 + P_3P_2P_1G_0 + P_3P_2P_1P_0c_0$$

Note that higher numbered  $G_j \& P_j$  just renumber the indices in the expressions for  $G_0 \& P_0$ 

## Hierarchical carry-lookahead addition

- The scheme takes 3 gate delays to produce the block G<sub>i</sub> and P<sub>i</sub> functions
- It takes two more gate delays to produce the carry signals  $c_8$ ,  $c_{16}$  &  $c_{24}$  (so, 5 gate delays in total)
- Two more <u>dateglelaystareojeed Extonproduce</u> the carry signals for each bit within each block, and one more to produce the sunttpits//tutorcs.com
  - After inputs change, a total of 8 gate delays are required to compute the rewitte (chitiqal path computes  $s_{32}$ )
  - In contrast, a 32-bit ripple-carry adder needs 64 gate delays to compute a result (critical path computes  $c_{32}$ )

#### IN PRACTICE:

 Gate fan-in/technology limitations force us to use multilevel implementations of the generate and propagate functions unless the blocking factor (number of bits added per block and hierarchy level) is kept low [see p. 278 for gory details]

## **Detecting overflow**

Assignment Project Exam Help

 When the carry-out of the m.s.b. ≠ carry-out of the sign-bit position, overflow has occurred:


Overflow = 
$$\overline{c}_3 c_4 + c_3 \overline{c}_4 = c_3 \oplus c_4$$

For n-bit numbers:

Overflow = 
$$c_{n-1} \oplus c_n$$


# Design of arithmetic circuits using schematic capture

- Use of Altera's Library of Parameterized Modules
  - Bit width and signed/unsigned representation controllable
    - Here parameterized for 16-bit wide addition



20T3 COMP3222/9222 L03/S33

## Timing simulation of an LPM adder



- Note the delay observed in updating the sum when an input changes
  - A period of glitching in the S output occurs as carries ripple through the adder

#### Behavioural code for a 16-bit adder

```
LIBRARY ieee:
USE ieee.std_logic_1164.all;
USE ieee.std logic signed.all;
ENTITY adder16 IS
    PORT ( A Ssignment Project Cx VECTOR (15 DOWNTO 0);
S: OUT STD_LOGIC_VECTOR (15 DOWNTO 0));
END adder16;
                  https://tutorcs.com
ARCHITECTURE Behavior OF adder16 IS
                   WeChat: cstutorcs
BFGIN
    S <= X + Y; -- maths ops +, - and * are synthesized by most tools
END Behavior;
```

- Note use of std\_logic\_signed package
  - Defines arithmetic ops on signed data types
  - std\_logic\_unsigned does so for data of type unsigned
  - LPM component of the required size automatically inferred

## Accessing the internal signals

```
LIBRARY ieee;
USE ieee.std logic 1164.all;
USE ieee.std_logic_signed.all;
ENTITY adder16 IS
                        Project PGIC: Help
IN STD LOGIC VECTOR(15 DOWNTO 0);
            S : OUT STD_LOGIC_VECTOR(15 DOWNTO 0); Contitose fill torcs. COOUT STD_LOGIC);
END adder16:
               WeChat: cstutorcs
ARCHITECTURE Behavior OF adder16 IS
    SIGNAL Sum: STD_LOGIC_VECTOR(16 DOWNTO 0);
BEGIN
    Sum <= ('0' & X) + ('0' & Y) + Cin; -- note concatenation operator used
    S <= Sum(15 DOWNTO 0);
    Cout \leq Sum(16);
    Overflow <= Sum(16) XOR X(15) XOR Y(15) XOR Sum(15)
END Behavior:
```

## Using inbuilt INTEGER signals

```
PORT ( X, Y : IN INTEGER RANGE -32768 TO 32767;
S : OUT INTEGER RANGE -32768 TO 32767);

END adder16;
Assignment Project Exam Help

ARCHITECTURE Behavior OF adder16 IS

BEGIN https://tutorcs.com
S <= X + Y;

END Behavior; WeChat: cstutorcs
```

- Does not require library since INTEGER is an inbuilt type
- But, accessing internal signals, so as to determine overflow, is impossible