COMP3222/9222-DigitajeGircuits Systems

4. Combinational Building Blocks https://tutorcs.com

WeChat: cstutorcs

Objectives

- Learn about commonly used combinational subcircuits
 - Multiplexers, used for signal selection and implementing general logic functions
 - Encoders Adecigoters and Pode con Textain Help
- Learn about the key VHDL constructs used to specify combinational checks tutorcs.com
 - Non-simple, concurrent assignment statements
 - Sequential statements


Multiplexers

A mutiplexer (MUX) has a number of data inputs, one or more select inputs, and one output that


- Passes the signal value on one of the data inputs to the output
- The data input is selected by the values of the select inputs


Assignment Project Exam Help

- A 2-to-1 MUX, which has 2 data inputs and therefore 1 select input, is shown/belows.com
 - This 2-to-1 MUX implements the function $f = \overline{s} \cdot w_0 + s \cdot w_1$ WeChat: cstutorcs




(a) Graphical symbol






(b) Truth table



(c) Sum-of-products circuit

A 4-to-1 multiplexer



WeChat: cstutorcs


(c) Circuit

 A 4-to-1 MUX, which has 4 data and 2 select inputs, realizes the function

$$f = \overline{s_1} \overline{s_0} w_0 + \overline{s_1} s_0 w_1 + s_1 \overline{s_0} w_2 + s_1 s_0 w_3$$

 Larger MUXes can be built using the same approach, but can also be built from smaller MUXes

Using 2-to-1 MUXes to build a 4-to-1 MUX




$$f = \overline{s_1} x_0 + s_1 x_1$$

= $\overline{s_1} (\overline{s_0} w_0 + s_0 w_1) + s_1 (\overline{s_0} w_2 + s_0 w_3)$
= $\overline{s_1} \overline{s_0} w_0 + \overline{s_1} s_0 w_1 + s_1 \overline{s_0} w_2 + s_1 s_0 w_3$


A 16-to-1 multiplexer built from

4-to-1 MUXes



Practical applications of multiplexers


- A circuit that has n inputs and k outputs, whose function it is to provide a capability to connect any input to any output, is referred to as an n × k crossbar switch
- A 2 × 2 crossbar switch can easily be built using two 2to-1 multiplexeignment Project Exam Help



(a) A 2x2 crossbar switch

(b) Implementation using multiplexers

Implementing programmable switches in an FPGA



Synthesis of logic functions using multiplexers


- We can also use MUXes to implement functions
- For example, consider the XOR function below
 - Each row of the truth table can be connected for as a constant
 - The select input https://etutorcs.c the variables of the function

But, we can be more efficient if we rewrite the truth table:

$\begin{array}{ccc} w_1 & w_2 \\ \hline \end{array}$	f	w_{1}	f
Exam 1 0 com 1	Help	0 1	$\frac{w_2}{\overline{w}_2}$

w_1	w_2	f
0	0	0
0	1	1
1	0	1
1	1	0

hat: cstutorcs (b) Modified truth table




(a) Implementation using a 4-to-1 multiplexer

(c) Circuit


3-input majority fn using a 4-to-1 MUX

In a similar manner, we can efficiently implement other functions




- (a) Modified truth table
- Note that any variable pair could be used as the selector inputs without changing the circuit structure

3-input XOR implemented using 2-to-1 MUXes




3-input XOR implemented with a 4-to-1 MUX



Multiplexer synthesis using Shannon's expansion

- So far, we have seen how truth tables can be interpreted to implement logic functions using MUXes
 - In each case, the MUX inputs are the constant 0 & 1, or some variable, or its complement
- Besides using isimple in put jettis possible to connect more complex circuits as inputs to a MUX, allowing fins to be synthesized using a combination of MUXes and other logic gates. Chat: cstutorcs
- The next example illustrates this approach using the 3input majority function

3-input majority fn implemented using a 2-to-1 MUX



This implementation has been derived as follows:

$$f = \overline{w}_1 w_2 w_3 + w_1 \overline{w}_2 w_3 + w_1 w_2 \overline{w}_3 + w_1 w_2 w_3$$
 -- canonical SOP
= $\overline{w}_1 (w_2 w_3) + w_1 (\overline{w}_2 w_3 + w_2 \overline{w}_3 + w_2 w_3)$ -- group and factorize
= $\overline{w}_1 (w_2 w_3) + w_1 (w_2 + w_3)$ -- simplify

Shannon's expansion theorem

MUX implementations of logic fns require that a given fn be decomposed with respect to the variables that are used as the select inputs

- This can be achieved by means of Shannon's expansion theorem: Assignment Project Exam Help
 - Any Boolean function $f(w_1, ..., w_n)$ can be written in the form $f(w_1, w_2, ..., w_n) = w_1 \cdot f(0, w_2, ..., w_n) + w_1 \cdot f(1, w_2, ..., w_n)$ (The expansion war beginnes with any of the n variables.)
- Examples:

Residual factors of terms

- The 3-input majority function: that include w_1 Residual factors of $f(w_1, w_2, w_3) = w_1w_2 + w_1w_3 + w_2w_3$ $= \overline{w}_1(w_2w_3) + w_1(w_2 + w_3 + w_2w_3) = \overline{w}_1(w_2w_3) + w_1(w_2 + w_3)$

– The 3-input XOR function:

$$f = w_1 \oplus w_2 \oplus w_3 = \overline{w}_1(\overline{w}_2w_3 + w_2\overline{w}_3) + w_1(\overline{w}_2\overline{w}_3 + w_2w_3)$$

= $\overline{w}_1 \cdot (w_2 \oplus w_3) + w_1 \cdot (\overline{w}_2 \oplus w_3)$

Cofactors of f

- In Shannon's expansion, the term $f(0, w_2, ..., w_n)$ is called the *cofactor* of f with respect to \overline{w}_1 , denoted $f_{\overline{w}_1}$
- Similarly, the term $f(1, w_2, ..., w_n)$ is called the *cofactor* of f with respect to w_1 , written f_{w_1}
- Hence, we can write Project Exam Help

$$f = \overline{w_1} f_{\overline{w_1}} + w_1 f_w$$
https://tutorcs.com

• In general, if the expansion is done with respect to variable w_i , then f_{w_i} denotes $f(w_1, \ldots, w_{i-1}, 1, w_{i+1}, \ldots, w_n)$ and

$$f(w_1, \ldots, w_n) = \overline{w_i} f_{\overline{w_i}} + w_i f_{w_i}$$

whereby the complexity of the expression may vary, depending on which variable w_i is used

Complexity of cofactors

• For the function $f = \overline{w}_1 w_3 + w_2 \overline{w}_3$, with canonical SOP form:

$$f = \overline{w}_1 \overline{w}_2 w_3 + \overline{w}_1 w_2 w_3 + \overline{w}_1 w_2 \overline{w}_3 + w_1 w_2 \overline{w}_3$$
, decomposition using w_1 gives

$$f = \overline{w}_1 f_{\overline{w}_1} + w_1 f_{w_1}$$

$$Assign(\overline{w}_2 w_3) + Pw_2 w_3 + w_2 + w_1 (w_2 \overline{w}_3)$$

$$= \overline{w}_1 (w_3 + w_2) + w_1 (w_2 \overline{w}_3)$$

$$https://tutorcs.com$$

Using w₂ instead of w₁ produces

$$f = \overline{W_2} f_{W_2}^{\text{eChat:}} f_{W_2}^{\text{extutores}}$$
$$= \overline{W_2} (\overline{W_1} W_3) + W_2 (\overline{W_1} + \overline{W_3})$$

• Finally, using w_3 gives

$$f = \overline{w}_3 f_{\overline{w}_3} + w_3 f_{w_3}$$

= $\overline{w}_3(w_2) + w_3(\overline{w}_1)$, which is clearly better b/c it involves less gates

Shannon's expansion with more than one variable

- Shannon's expansion can also be carried out with respect to more than one variable
- For example, expanding a function with respect to variables w₁ and w₂ gives

Assignment Project Exam Help $f(w_1, w_2, ..., w_n) = \overline{w}_1 \overline{w}_2 \cdot f(0, 0, w_3, ..., w_n) + \overline{w}_1 w_2 \cdot f(0, 1, w_3, ..., w_n)$ $https://wtiltoproces.co.m.) + w_1 w_2 \cdot f(1, 1, w_3, ..., w_n)$

which is in a form that can be implemented with a 4-to-1 MUX using w_1 and w_2 as the select inputs

- When an expansion is carried out with respect to all n variables, a canonical SOP form results
 - Hence, an *n*-variable function is implemented by an *n*-input LUT by programming it with the function's truth table


Example

- Say we wish to implement $f = \overline{w}_1 \overline{w}_3 + w_1 w_2 + w_1 w_3$ using a 2-to-1 MUX and any other necessary gates.
- If we are to use a 4-to-1 MUX instead, we can decompose with w₂ as well to give:

 $f = \overline{W}_1 \overline{W}_2 f_{\overline{W}_1 \overline{W}_2} + \overline{W}_1 W_2 f_{\overline{W}_1 W_2}$

Shannon's expansion using w_1 gives Assignment Project $\underbrace{\mathbf{E}_{\mathbf{x}am}^{+}}_{\mathbf{w}_1\overline{\mathbf{w}}_2} \underbrace{\mathbf{F}_{\mathbf{w}_1\overline{\mathbf{w}}_2}^{+}}_{\mathbf{w}_1\mathbf{w}_2} \underbrace{\mathbf{F}_{\mathbf{w}_1\mathbf{w}_2}^{+}}_{\mathbf{w}_1\mathbf{w}_2} \underbrace{\mathbf{F}_{\mathbf{w}_$

 $= \overline{w_1}(\overline{w_3}) + w_1(w_2) + \frac{1}{W_3} : //tutorcs.com w_1 \overline{w_2}(w_3) + w_1 w_2(1)$



(a) Using a 2-to-1 multiplexer

(b) Using a 4-to-1 multiplexer

Example (continued)

- To implement $f = \overline{W}_1 \overline{W}_3 + W_1 W_2 + W_1 W_3$ using an 8-to-1 MUX, expand f using all three variables.
- Shannon's expansion using

Which equates to:


$$f = \overline{w}_1 \overline{w}_2 \overline{w}_3 \cdot 1 + \overline{w}_1 \overline{w}_2 w_3 \cdot 0 +$$

$$\overline{w}_1 w_2 \overline{w}_3 \cdot 1 + \overline{w}_1 w_2 w_3 \cdot 0 +$$

$$w_1 \overline{w}_2 \overline{w}_3 \cdot 0 + w_1 \overline{w}_2 w_3 \cdot 1 +$$

 w_1, w_2 and w_3 segment Project Ewam WHelpw₁w₂w₃·1 +

and is implemented as



Example: mapping to 3-LUTs

- Some FPGAs may use 3-input lookup tables (3-LUTs) to implement logic functions
- Any fn of 4 variables can be mapped to at most three 3-LUTs Assignment Project Exam H



f =
$$\overline{w}_2 w_3 + \overline{w}_1 w_2 \overline{w}_3 + w_2 w_3 w_4$$
 https://tutorcs.com

+ $W_1\overline{W}_2\overline{W}_4$

WeChat: cstutorcs (a) Using three 3-LUTs


 W_1

Expansion with respect to w₁
 produces
 Apply absorption

$$f = \overline{w}_1(\overline{w}_2w_3 + (w_2\overline{w}_3 + w_2\overline{w}_3w_4) + w_1(\overline{w}_2w_3 + w_2\overline{w}_3w_4 + \overline{w}_2\overline{w}_4)$$

Using w₂ instead of w₁ gives

$$f = \overline{W}_2(W_3 + W_1\overline{W}_4) + W_2(\overline{W}_1\overline{W}_3 + \overline{W}_3W_4)$$




Decoders


Decoder circuits are used to decode encoded information

A *binary decoder* (DEC), as shown below, is a logic circuit with n inputs and 2^n outputs

- Only one of the inputs
- A decoder has an enable input En that is used to disable the outputs so that no output is asserted when En = 0




A 2-to-4 binary decoder




An n-bit binary code in which exactly one of the bits is set to 1 at a time is called one-hot encoded

- The single bit that is set to 1 is


(a) Truth table Assignment be pot"




A 3-to-8 decoder using two 2-to-4 decoders




A 4-to-16 decoder built using a decoder tree



A 4-to-1 multiplexer built using a decoder



Using a DEC & 3-state buffers to build a 4-to-1 MUX





- 3-state buffers are short-circuit when the control input is asserted, and high-impedence (high-Z ≈ open circuit) when the control input is deasserted
- This allows their outputs to be wired together as long as only one buffer is asserted at a time (as ensured here by the decoder)

Demultiplexing

- Note that a decoder on its own can also be used as a 1-to-2ⁿ demultiplexer
 - The En input plays the role of data-in and one of 2ⁿ outputs is selected using the n select bits


Assignment Project Exam Help





Basis for a simple *time-division multiplexed* communications system, which saves wires/channel

Use of DEC block to decode address for a $2^m \times n$ ROM (read-only memory) block




Encoders

- An encoder performs the opposite function of a decoder
 - It encodes given information into a more compact form

A binary encoder encodes information from 2ⁿ inputs into an n-bit code signama Benjact Exam Help

Exactly one of the input signals should have a value of 1, and the outputs present the binary number that identifies which input is equal to 1




A 4-to-2 binary encoder



Assignment Project Exam Help

https://tutorcs.com

^{w₀} WeChat: cstutorcs



(b) Circuit

Priority encoders

- In a priority encoder each input has a priority level associated with it
- The encoder outputs indicate the active input that has the highest priorityssignment Projectifferamille Ingnals
- The previous techniques can be used to synthesize the output functions
- However, a more convenient approach is to define
- Truth table for a 4-to-2 priority $\frac{I_0 w_3 w_2 w_4}{\text{https://tutorcs.com}} = \frac{W_3 w_2 w_4}{W_3 W_2 W_4}$ $i_0 = \overline{w}_3 \overline{w}_2 \overline{w}_1 w_0$

W_3	W_2	w_1	W_0	y Y	e 6	hat
0	0	0	0	d	d	0
0	0	0	1	0	0	1
0	0	1	X	0	1	1
0	1	X	X	1	0	1
1	X	X	X	1	1	1

The outputs can then be written as:

$$y_0 = i_1 + i_3$$

 $y_1 = i_2 + i_3$
 $z = i_0 + i_1 + i_2 + i_3$


A BCD-to-7-segment display code converter


- The purpose of decoders and encoders is to convert from one type of input encoding to a different output encoding
- A typical example of a code converter is a segment decader, which

segment decoder, which converts a binary-ettes://tutorcs.com

decimal digit into information suitable for driving digitat: cstuto oriented display

 A circuit that implements the truth table can be derived using the synthesis techniques previously discussed





(a) Code converter (b) 7-segment display

W_3	W_2	w_1	w_0	a	b	C	d	e	f	g
)fc	S	0	0	1	1	1	1	1	1	0
0	0	0	1	0	1	1	0	0	0	0
0	0	1	0	1	1	0	1	1	0	1
0	0	1	1	1	1	1	1	0	0	1
0	1	0	0	0	1	1	0	0	1	1
0	1	0	1	1	0	1	1	0	1	1
0	1	1	0	1	0	1	1	1	1	1
0	1	1	1	1	1	1	0	0	0	0
1	0	0	0	1	1	1	1	1	1	1
1	0	0	1	1	1	1	1	0	1	1

(c) Truth table

Combinational VHDL

- Non-simple assignment statements
 - Selected assignment
 - Conditional assignment
- Sequential statements
 - If-then-elsessignment Project Exam Help
 - Casehttps://tutorcs.com
- Concurrent statements
 - Process vs assignmentatatements cs

VHDL code for a 2-to-1 multiplexer using a <u>selected signal assignment</u>

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
ENTITY mux2to1 IS
                                                                     W_0
    PORT ( wo, Assignment dieject Exam
                                         (a) Graphical symbol
                                                                     W_1
            f: OUT STD_LOGIC);
                                                              (b) Truth table
                     https://tutorcs.com
END mux2to1;
ARCHITECTURE Behavior OF mux2to11Storcs
BEGIN
    WITH s SELECT
        f \le w0 WHEN '0'
            w1 WHEN OTHERS
                                               (c) Sum-of-products circuit
END Behavior;
The "WITH x SELECT" idiom ALWAYS
```

infers a multiplexer. So when your

design calls for one, use it!

All possible valuations of the condition

"s" need to be considered

VHDL code for a 4-to-1 multiplexer

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
FNTITY mux4to1 IS
    PORT ( w0, w1, w2, w3 : IN STD_LOGIC;
               Assignment Project DELOGIC NECTOR (1 DOWNTO 0);
: OUT STD_LOGIC);
END mux4to1:
                     https://tutorcs.com
ARCHITECTURE Behavior OF mux4to1 IS
                     WeChat: cstutorcs
BEGIN
    WITH s SELECT
                                                                       W_0
        f <= w0 WHEN "00";
            w1 WHEN "01",
                                                                       W_2
                                                                       W_3
            w2 WHEN "10",
            w3 WHEN OTHERS:
                                            (a) Graphic symbol
                                                                (b) Truth table
END Behavior:
                                Note "" used for multi-bit constant;
                                 used for single bit constants
```

VHDL code for a 4-to-1 MUX (cont.)

- Allows us to use the component from the WORK library
- Allows the component to be instantiated within the body of another entity's architecture without a declaration within the header of that architecture

Hierarchical code for a 16-to-1 MUX

```
LIBRARY ieee:
    USE ieee.std_logic_1164.all;
    LIBRARY work; -- this line not really needed for packages
    USE work.mux4to1_package.all; -- in the "work"ing directory
    ENTITY mux16 ssignment Project Exam Helpv7
5
         PORT ( w: IN STD_LOGIC_VECTOR(0 TO 15);
6
                  s: IN STD LOGIC VECTOR(3 DOWNTO 0); f: OUT STD LOGIC VECTOR(3 DOWNTO 0);
7
8
9
    END mux16to1;
    WeChat: cstutorcs
ARCHITECTURE Structure OF mux16to1 IS
10
11
         SIGNAL m: STD LOGIC VECTOR(0 TO 3);
12
    BEGIN
         Mux1: mux4to1 PORT MAP ( w(0), w(1), w(2), w(3), s(1 DOWNTO 0), m(0) );
13
         Mux2: mux4to1 PORT MAP ( w(4), w(5), w(6), w(7), s(1 DOWNTO 0), m(1) );
14
         Mux3: mux4to1 PORT MAP ( w(8), w(9), w(10), w(11), s(1 DOWNTO 0), m(2) );
15
         Mux4: mux4to1 PORT MAP ( w(12), w(13), w(14), w(15), s(1 DOWNTO 0), m(3) );
16
17
         Mux5: mux4to1 PORT MAP ( m(0), m(1), m(2), m(3), s(3 DOWNTO 2), f );
18 END Structure:
```

Code for a 16-to-1 MUX using a generate statement

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE work.mux4to1 package.all;
ENTITY mux16to1 IS
    PORT (w: ASTOLOGIC_VECTOR(3 DOWNTO 0);
               : OUT STD LOCIC): https://tutorcs.com
END mux16to1:
ARCHITECTURE Structure CF hat 1618 tusorcs
    SIGNAL m: STD LOGIC VECTOR(0 TO 3);
BEGIN
    G1: FOR i IN 0 TO 3 GENERATE
        Muxes: mux4to1 PORT MAP (
            w(4*i), w(4*i+1), w(4*i+2), w(4*i+3), s(1 DOWNTO 0), m(i));
    END GENERATE ; <
    Mux5: mux4to1 PORT MAP ( m(0), m(1), m(2), m(3), s(3 DOWNTO 2), f );
END Structure;
                   FOR...GENERATE statement is used like a macro
                   as shorthand to list repeated concurrent statements
20T3 COMP3222/9222
                                                                   L04/S39
```

VHDL code for a 2-to-4 binary decoder

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
ENTITY dec2to4 IS
    PORT ( w : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
             En : IN . STD_LOGIC.;
y Assignment denoiset Foremoles lp.
END dec2to4:
https://tutorcs.com
ARCHITECTURE Behavior OF dec2to4 IS
    SIGNAL Enw: STDWDGIC YECTOR(2 DOWNTO 0);
BEGIN
                        concatenation
                                        En W_1 W_0
    Enw <= En & w ;
    WITH Enw SELECT
             y <= "1000" WHEN "100",
                                                                     DEC y_2
                  "0100" WHEN "101",
                                                                         y<sub>3</sub>
                                                                   En
                  "0010" WHEN "110",
                  "0001" WHEN "111",
                                             (a) Truth table
                                                                (b) Graphical symbol
                  "0000" WHEN OTHERS;
```

END Behavior;

Hierarchical code for a 4-to-16 binary decoder

```
LIBRARY ieee;
USE ieee.std logic 1164.all;
                                                                        DEC 1/2
ENTITY dec4to16 IS
    PORT ( w: IN STD LOGIC VECTOR(3 DOWNTO 0);
             En: IN STD LOGIC;
                                                                                  y<sub>4</sub>
y: OUT STD_LOGIC_VECTOR(0 TO 15));
END dec4to16; Assignment Project Exam
                                                                                  y<sub>5</sub>
                                                         DEC 1/2
J8
    COMPONENT dec2to4
                                                                                  J9
                                                                        DEC 12
                                                                                  y_{10}
         PORT ( w: IN STD LOGIC VECTOR(1 DOWNTO 0);
                                                                                  y_{11}
                  En: INTECTORIC estutores
                  y:OUT STD_LOGIC_VECTOR(0 TO 3));
                                                                                  Y<sub>12</sub>
    END COMPONENT:
                                                                                  Y<sub>13</sub>
    SIGNAL m: STD LOGIC VECTOR(0 TO 3);
                                                                        DEC J
                                                                                  Y14
                                                                                  Y<sub>15</sub>
BEGIN
    G1: FOR I IN 0 TO 3 GENERATE
         Dec right: dec2to4 PORT MAP (w(1 DOWNTO 0), m(i), y(4*i TO 4*i+3));
         G2: IF i=3 GENERATE >
             Dec left: dec2to4 PORT MAP (w(3 DOWNTO 2), En, m);
         END GENERATE:
                             IF...GENERATE statement conditionally
    END GENERATE:
                             instantiates a concurrent statement
END Structure:
                                                                          L04/S41
```

Specification of a 2-to-1 multiplexer using a conditional signal assignment

```
LIBRARY ieee:
USE ieee.std logic 1164.all;
FNTITY mux2to1 IS
   PORT (wo, Assignment Project Exam Help
                     : OUT STD LOGIC);
END mux2to1; https://tutorcs.com
ARCHITECTURE Being of Off mux ato 188
BEGIN
   f <= w0 WHEN s = '0' ELSE w1;
END Behavior;
```

VHDL code for a priority encoder

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
ENTITY priority IS
    PORT (w: IN
                        STD_LOGIC_VECTOR(3 DOWNTO 0);
             ASSIGNATION LPGGENEEXQR(11-DQWNTO 0);
                : OUT STD LOGIC); Conditions evaluated
                    https://tutorcs.com<sup>in listed order</sup>
END priority;
                                                         W_0
                                                              y_1
                                                                  y_0
ARCHITECTURE Belogyion OF priority S
                                              ()
                                                  ()
                                                                      ()
                                                         \mathbf{0}
BEGIN
                                                  0
    y <= "11" WHEN w(3) = '1' ELSE
                                                         X
          "10" WHEN w(2) = '1' ELSE
                                                         X
          "01" WHEN w(1) = '1' ELSE
                                                  X
                                                         X
          "00" ;
    z \le 0' \text{ WHEN } w = 0000'' \text{ ELSE } 1';
                                              Arbitrary, unrelated
END Behavior;
                                              conditions possible
```

Less efficient code for a priority encoder

```
LIBRARY ieee:
USE ieee.std logic 1164.all;
ENTITY priority IS
    PORT ( w : IN STD LOGIC VECTOR(3 DOWNTO 0);
            y: OUT STD LOGIC VECTOR(1 DOWNTO 0);
            z : OUT STD LOGIC );
                Assignment Project Exam Help
END priority;
ARCHITECTURE Behavior OF priority IS
                      https://tutorcs.com
BEGIN
    WITH w SELECT
         v <= "00" WHEN "0001",
              "01" WHENWEC hat: cstutorcs
                                             Conditions must be mutually
              "01" WHEN "0011",
              "10" WHEN "0100".
                                             exclusive and are evaluated
              "10" WHEN "0101",
                                                       in parallel
              "10" WHEN "0110",
              "10" WHEN "0111",
              "11" WHEN OTHERS:
    WITH w SELECT
         z <=
              '0' WHEN "0000",
              '1' WHEN OTHERS:
END Behavior:
```

A 2-to-1 MUX specified using an if-then-else statement

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
ENTITY mux2to1 IS
    PORT (w0, w1, s: IN STD_LOGIC;
f: OUT STD_LOGIC ) :
END mux2to1 ; Assignment Project
ARCHITECTURE Behavior OF/mutateds Som
BEGIN
    PROCESS (w0, We Chat: cstutorcs process exits
    BEGIN
        IF s = '0' THEN
            f \le w0:
        ELSE
            f \le w1;
        END IF:
                         Sensititivity
    END PROCESS;
                             list
END Behavior:
```

Processes are typically used to express complex behaviours

- Processes contain sequential statements i.e statements within the PROCESS are evaluated one after anothern
 - When there are consecutive assignments to the one signal, the last assignment made is the only one that is committed when the
- A *process is triggered* when a signal in its sensitivity list has a change in value
 - For combinational processes, the sensitivity list must ONLY include signals that (i) appear on the RHS of assignment statements, or (ii) that are involved in conditional expressions, within the process. In this case signals w0, w1 and s satisfy this requirement.

IMPORTANT! The assignment to f is not committed until the current invocation of the process ends!

Alternative code for a 2-to-1 multiplexer

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
ENTITY mux2to1 IS
    PORT ( w0, w1, s : IN STD_LOGIC; f Assignment Project beam Help
END mux2to1:
ARCHITECTURE Behavior OF mux2to1 IS
                                               Works because of
BEGIN
                                             sequential evaluation
    PROCESS (w0, WeChat: cstutores
    BEGIN
        f \le w0:
        IF s = '1' THEN
                                Q1: What is the behaviour of the process if
                                the first assignment statement were moved
            f \le w1:
        END IF;
                                below the IF statement?
    END PROCESS:
END Behavior:
                                Q2: What is the behaviour if the first
                                assignment statement were removed entirely?
```

A priority encoder specified using if-then-else

```
W_0
                                                               y_1
                                                                   y_0
                                                                       \boldsymbol{Z}
LIBRARY ieee:
USE ieee.std logic 1164.all;
                                                         0
                                                                       0
                                                               d
ENTITY priority IS
 PORT (
  w: IN STD LOGIC VECTOR(3 DOWNTO 0);
  y: OUT STD LOGIC VECTOR(1 DOWNTO 0);
  z: OUT STD_LOĢIC);
                Assignment Project Example recess statements
END priority;
                                             are concurrently evaluated
ARCHITECTURE Behavior OF priority IS
                                  itorcs.dowith all other concurrent
BEGIN
    PROCESS (w)
                                             statements – they are, in
    BEGIN
                                             effect, a compound form of
        IF w(3) = '1' THEWeChat: cstutoro
                                             concurrent statement used
             v <= "11" :
        ELSIF w(2) = '1' THEN
                                             to express non-trivial
             y \le "10";
                                             behaviour
        ELSIF w(1) = '1' THEN
             v \le "01";
        FI SF
             v \le "00";
        END IF;
    END PROCESS:
    z \le 0' \text{ WHEN } w = 00000'' \text{ ELSE } 1' ;
```

END Behavior:

Alternative code for the priority encoder

```
LIBRARY ieee:
USE ieee.std logic 1164.all;
ENTITY priority IS
                     PORT ( w : IN STD LOGIC VECTOR(3 DOWNTO 0);
                                                          y : OUT STD_LOGIC_VECTOR(1 DOWNTO 0);
                                                                        Assignment Project Exam Help
END priority;
ARCHITECTURE Behavirth projective of the project
BEGIN
                      PROCESS (w)
                                                                                                     WeChat: cstutorcs
                     BEGIN
                                                                                                                                                                                                                                                          ()
                                                                                                                                                                                                                                                                              ()
                                                                                                                                                                                                                                                                                                 \mathbf{0}
                                                                                                                                                                                                                                                                                                                                                   d
                                                                                                                                                                                                                                                                                                                                                                      \mathbf{0}
                                                                                                                                                                                                                                        ()
                                         v \le "00":
                                         IF w(1) = '1' THEN y <= "01" ; END IF ;
                                                                                                                                                                                                                                                          0 \quad 0
                                         IF w(2) = '1' THEN y <= "10" ; END IF ;
                                                                                                                                                                                                                                                          0 1
                                                                                                                                                                                                                                                                                                X
                                         IF w(3) = '1' THEN y <= "11" ; END IF ;
                                                                                                                                                                                                                                                                             X
                                        z <= '1':
                                         IF w = "0000" THEN z \le '0'; END IF;
                      END PROCESS:
END Behavior:
```


Code for a one-bit equality comparator

```
LIBRARY ieee:
USE ieee.std logic 1164.all;
ENTITY compare1 IS
   PORT (A, B : IN STD LOGIC;
          AlegBigOthTensTProjectCE)xam Help
END compare1;
                https://tutorcs.com
ARCHITECTURE Behavior OF compare1 IS
                WeChat: cstutorcs
BEGIN
   PROCESS (A, B)
   BEGIN
                                            Can you visualize
       AeqB \le '0';
                                            the resulting
       IFA = BTHEN
                                            circuit?
          AeqB <= '1';
                                            Is there a better
       END IF;
                                            way of specifying
   END PROCESS;
                                            its behaviour?
END Behavior;
```

An example of incorrect code that results in implied memory

```
LIBRARY ieee:
USE ieee.std logic 1164.all;
ENTITY implied IS
    PORT (A Signment Project Exam Help AeqB: OUT STD LOGIC);
END implied;
                 https://tutorcs.com
ARCHITECTURE Behavior OF implied IS
BEGIN
    PROCESS (A, B)
    BEGIN
       IF A = B THEN
           AeqB <= '1';
       END IF;
    END PROCESS;
END Behavior;
```

The problem arises because we haven't specified a default signal assignment to AeqB i.e. we haven't specified a value for AeqB when A ≠ B.



Resulting circuit has to remember the value of AeqB when either A or B change and A /= B

Processes that describe combinational logic (circuits without memory) MUST assign a value to every output signal for every execution path

A case statement that represents a 2-to-1 MUX

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
ENTITY mux2to1 IS
                     PORT ( w0, w1, s: IN STD LOGIC;
f : OUT STD_LOGIC);
END mux2to1Assignment Project Exam Help
ARCHITECTURE Behavist Printer 218 108 m
BEGIN
                    PROCESS ( we will call continued by the 
                     BFGIN
                                                                                                                                                                                                            Again, all possible valuations of
                                         CASE s IS
                                                                                                                                                                                                           the conditional expression need
                                                            WHFN '0' =>
                                                                                                                                                                                                          to be catered for so as to assign
                                                                               f \le w0:
                                                                                                                                                                                                                         a value to f under all input
                                                            WHEN OTHERS =>
                                                                                                                                                                                                            conditions and avoid sequential
                                                                                f \le w1:
                                                                                                                                                                                                          behaviour (the need for memory)
                                          END CASE;
                     END PROCESS;
END Behavior;
```

A 2-to-4 binary decoder

```
LIBRARY ieee:
USE ieee.std logic 1164.all;
ENTITY dec2to4 IS
   PORT ( w : IN STD LOGIC VECTOR(1 DOWNTO 0);
          En : IN STD LOGIC ;
              : OUT STD_LOGIC_VECTOR(0 TO 3));
END dec2to4:
              Assignment Project Exam Help
                                                En W_1 W_0
                                                          y_0 y_1 y_2 y_3
ARCHITECTURE Behavior OF dec2to4 IS
BEGIN
                   https://tutorcs.com
                                                          1 0 0 0
    PROCESS (w, En)
                                                 1 0 1 0 1 0 0
    BFGIN
        IF En = '1' THE We Chat: cstutorcs
          CASE w IS
                                                                  0
              WHEN "00" => y <= "1000";
              WHEN "01" => y <= "0100";
              WHEN "10" => y \le 0.010";
              WHEN OTHERS => y <= "0001";
          END CASE:
        FI SF
          y \le "0000";
        END IF;
    END PROCESS;
END Behavior;
                                                                L04/S52
```

Code for a BCD-to-7-segment decoder

```
LIBRARY ieee:
USE ieee.std logic 1164.all;
ENTITY seg7 IS
                                                                                                                                                                                                                         COMMON ANODE
               PORT (bcd: IN
                                                                               STD LOGIC VECTOR(3 DOWNTO 0);
                                      leds : OUT STD LOGIC VECTOR(1 TO 7) );
END seg7;
ARCHITECTURE Behavior OF seg7 IS
               PROCESS ( Assignment Project Exam Hel
BEGIN
               BEGIN
                              CASE bcd IS <a href="https://tutorcs.com/https://tutorcs.com/html">https://tutorcs.com/https://tutorcs.com/https://tutorcs.com/https://tutorcs.com/https://tutorcs.com/https://tutorcs.com/https://tutorcs.com/https://tutorcs.com/https://tutorcs.com/https://tutorcs.com/https://tutorcs.com/https://tutorcs.com/https://tutorcs.com/https://tutorcs.com/https://tutorcs.com/https://tutorcs.com/https://tutorcs.com/https://tutorcs.com/https://tutorcs.com/https://tutorcs.com/https://tutorcs.com/https://tutorcs.com/https://tutorcs.com/https://tutorcs.com/https://tutorcs.com/https://tutorcs.com/https://tutorcs.com/https://tutorcs.com/https://tutorcs.com/https://tutorcs.com/https://tutorcs.com/https://tutorcs.com/https://tutorcs.com/https://tutorcs.com/https://tutorcs.com/https://tutorcs.com/https://tutorcs.com/https://tutorcs.com/https://tutorcs.com/https://tutorcs.com/https://tutorcs.com/https://tutorcs.com/https://tutorcs.com/https://tutorcs.com/https://tutorcs.com/https://tutorcs.com/https://tutorcs.com/https://tutorcs.com/https://tutorcs.com/https://tutorcs.com/https://tutorcs.com/https://tutorcs.com/https://tutorcs.com/https://tutorcs.com/https://tutorcs.com/https://tutorcs.com/https://tutorcs.com/https://tutorcs.com/https://tutorcs.com/https://tutorcs.com/https://tutorcs.com/https://tutorcs.com/https://tutorcs.com/https://tutorcs.com/https://tutorcs.com/https://tutorcs.com/https://tutorcs.com/https://tutorcs.com/https://tutorcs.com/https://tutorcs.com/https://tutorcs.com/https://tutorcs.com/https://tutorcs.com/https://tutorcs.com/https://tutorcs.com/https://tutorcs.com/https://tutorcs.com/https://tutorcs.com/https://tutorcs.com/https://tutorcs.com/https://tutorcs.com/https://tutorcs.com/https://tutorcs.com/https://tutorcs.com/https://tutorcs.com/https://tutorcs.com/https://tutorcs.com/https://tutorcs.com/https://tutorcs.com/https://tutorcs.com/https://tutorcs.com/https://tutorcs.com/https://tutorcs.com/https://tutorcs.com/https://tutorcs.com/https://tutorcs.com/https://tutorcs.com/https://tutorcs.com/https://tutorcs.com
                                      WHEN "0000"
                                                                                                   => leds
                                                                                                                                                         "000001";
                                      WHEN "0001"
                                                                                                    => leds
                                                                                                                                                         "1001111";
                                                                                                                                          <=
                                                                                                   hatescstwores 10010";
                                      WHEN "0010"
                                      WHEN "0011"
                                                                                                   => leds
                                                                                                                                                         "0000110";
                                      WHEN "0100"
                                                                                                                                                         "1001100";
                                                                                                   => leds
                                                                                                                                          <=
                                                                                                                                                         "0100100";
                                      WHEN "0101"
                                                                                                   => leds
                                                                                                                                          <=
                                      WHEN "0110"
                                                                                                   => leds
                                                                                                                                                         "0100000":
                                                                                                                                          <=
                                      WHEN "0111"
                                                                                                   => leds
                                                                                                                                                         "0001111";
                                                                                                                                          <=
                                      WHEN "1000"
                                                                                                                                                         "0000000":
                                                                                                   => leds
                                                                                                                                          <=
                                                                                                                                                                                                                7-segment display
                                      WHEN "1001"
                                                                                                                                                         "0001100";
                                                                                                   => leds
                                                                                                                                          <=
                                                                                                                                                           "----" :
                                      WHEN OTHERS
                                                                                                   => leds
                                                                                                                                          <=
                              END CASE:
               END PROCESS;
                                                                                                                                                                                                                                                       L04/S53
END Behavior:
```

Specifying the functionality of a

74381 ALU chip

```
LIBRARY ieee;
USE ieee.std logic 1164.all;
USE ieee.std logic unsigned.all;
ENTITY alu IS
   PORT (s: IN STD LOGIC VECTOR(2 DOWNTO 0);
         A, B: IN STD LOGIC VECTOR(3 DOWNTO 0);
         F: OUT STASSING MEETO POONTENAM, Help
END alu;
ARCHITECTURE Behavior Ohttps://tutoncs.com
BEGIN
                        WeChat: cstutorcs
   PROCESS (s, A, B)
   BEGIN
      CASE s IS
         WHEN "000" =>
             F <= "0000":
         WHEN "001" =>
             F <= B - A:
         WHEN "010" =>
             F \leq A - B:
         WHEN "011" =>
             F \leq A + B:
```

```
Inputs
                           Outputs
Operation
                               F
               S2 S1 S0
                            0000
Clear
                0.00
                            B-A
B-A
                0.01
A-B
                0.1.0
                            A - B
ADD
                0 1 1
                            A + B
XOR
                100
                           A \times OR B
                1.01
                           A \text{ OR } B
AND
                110
                           A \text{ AND } B
Preset
                111
                            1111
```

VHDL operators used for synthesis

Table 6.2. VHDL operators (used for synthesis).

Operator category	Operator symbol	Operation performed	
Logical	AND OR NAND NOR XOR XNOR ANG TOTS S1	AND OR Not AND Not OR XOR Not XOR Pot XOR Not XOR Not XOR	
Relational	= /= > < >= <=	Equality Interpolity Creater than Greater than or equal to Vess than C	
Arithmetic	+ - * /	Addition Subtraction Multiplication Division	
Concatenation	&	Concatenation	
Shift and Rotate	SLL SRL SLA SRA ROL ROR	Shift left logical Shift right logical Shift left arithmetic Shift right arithmetic Rotate left Rotate right	

- Precedence in the table to the left is from top to bottom between categories
- Operators within the same category have the same jectprecedence and are therefore evaluated from left to right
- cs. Often good to parenthesize expressions to explicitly confirm evaluation order
- tutores also that

$$s \le a + b + c + d;$$

results in 3 sequential additions, whereas

$$s \le (a + b) + (c + d);$$

performs two sub-additions in parallel and then one final addition for 2/3 the delay

Examples

Assignment Project Exam Help

https://tutorcs.com

Brown & Vranesic: Example 6.25

Problem:

Implement the function $f(w_1, w_2, w_3) = \sum m(0, 1, 3, 4, 6, 7)$ using a 3-to-8 binary decoder and an OR gate

Assignment Project Exam Help

https://tutorcs.com

Problem:

Implement the function

$$f = \overline{W}_1 \overline{W}_2 \overline{W}_4 \overline{W}_5 + W_1 W_2 + W_1 W_3 + W_1 W_4 + W_3 W_4 W_5$$

using a 4-to-1 multiplexer and as few gates as possible.

Assume that only the uncomplemented inputs are available as inputs://tutorcs.com


Assignment Project Exam Help

https://tutorcs.com

• For a four-variable function, $f(w_1,...,w_4)$, Shannon's expansion with respect to w_1 is $f = \overline{w_1}f_{\overline{w_1}} + w_1f_{w_1}$, which can be implemented as in circuit (a):

Problem 1:

Shannon's If the composition yields $f_{W_1} = 0$ then the multiplexer in figure f_{W_1} , which can be (a) can be replaced by a single logic gate. Show this circuit. Assignment Project Exam Help




(a) Shannon's expansion of the function f.

For a four-variable function, $f(w_1,...,w_4)$, Shannon's expansion with respect to w_1 is $f = \overline{W_1} f_{\overline{W_1}} + W_1 f_{W_1}$, which can be implemented as in circuit (a):

Problem 2:

If the composition yields $f_{w_1} = 1$ then the multiplexer in figure (a) can be replaced by a single Assignment Project Exam Help




(a) Shannon's expansion of the function f.

Problem:

Design a circuit that can shift a 4-bit vector $W = w_3 w_2 w_1 w_0$ one bit position to the right when a control signal *Shift* is equal to 1.


Let the outputs of the circuit be $Y = y_3y_2y_1y_0$ and a signal k, such that if $Shift_{0} = 1/2$, then $y_0 = w_1$, and $k = w_0$. If $Shift_{0} = 0$, then Y = W and k = 0.



4-bit Barrel Shifter

s_1	s_0	y_3	y_2	y_1	\mathcal{Y}_0
0	0	w_3	w_2	w_1	w_0
0	1	w_0	w_3	w_2	w_1
1	0	w_1	w_0	w_3	w_2
1	1	w_2	w_1	w_0	w_3

Assignment Project Exam Help



(b) Circuit

VHDL code for the shifter of Example 6.31

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
ENTITY shifter IS
    PORT (w
             : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
           Shift: IN STD_LOGIC;
                : OUT STD_LOGIC_VECTOR(3 DOWNTO 0);
                 Assignment Project Exam Help
END shifter;
ARCHITECTURE Behavior https://ertutorcs.com
BEGIN
    PROCESS (Shift, w)
                       WeChat: cstutorcs
    BEGIN
        IF Shift = '1' THEN
            y(3) \le 0;
            y(2 \text{ DOWNTO } 0) \le w(3 \text{ DOWNTO } 1);
            k \le w(0);
        ELSE
                                                      W2
                                                                   w_0
                                                                           0
                                              0
                                                Wz
                                                             w_1
            v \le w:
            k \le 0':
        END IF;
                                       Shift
    END PROCESS:
                                               y3
                                                     y2.
                                                                  y_0
END Behavior;
```

20T3 COMP3222/9222

Alternative code using SRL op

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.numeric_std.all;
ENTITY shifter IS
   PORT (w : IN UNSIGNED(3 DOWNTO 0);
           Shift: IN
                       STD_LOGIC;
               Assignment Project Exam Help
                : OUT STD_LOGIC);
END shifter;
                     https://tutorcs.com
ARCHITECTURE Behavior OF shifter IS
                     WeChat: cstutorcs
BEGIN
   PROCESS (Shift, w)
    BEGIN
        IF Shift = '1' THEN
            y \le w SRL 1;
            k \le w(0);
                                                         w_1
        ELSE
            y \ll w;
            k \le '0';
                                    Shift
        END IF:
                                            y3
                                                  y2.
                                                              y_0
    END PROCESS;
END Behavior:
```

Combinational Building Blocks

L04/S65