COMP3222/9222-DigitajeCircuits Systems

2. Optimized Implementation of Logic Functions https://tutorcs.com

WeChat: cstutorcs

Lecture 2 Objectives

To learn more about:

- Synthesis & analysis of logic functions
- Graphical representation of logic functions in the form of Karnaugh maps

 - Assignment Project Exam Help

 - Techniques for deriving minimum-cost implementations of logic
 - functions
- https://tutorcs.com
 Use of CAD tools and VHDL to implement logic functions

WeChat: cstutorcs

Consider simplifying $f(x1, x2, x3) = \sum m(0, 2, 4, 5, 6)$

- What is a minimum cost implementation?
- How is it obtained?

Row number	x_1 Assignment Project Exam Help
0	0 0 https://tutorcs.com
1	$\begin{array}{ccc} 0 & 0 & \text{WeChat}_{1}^{0} \text{cstutorcs}_{m_{0}} + m_{4} + m_{5} + m_{6} \\ 0 & 1 & 0 \end{array}$
2	0 1 0 1 1 0 1 1 0 1 0 0
3	$0 1 1 0 = \overline{x}_{1}\overline{x}_{2}\overline{x}_{3} + \overline{x}_{1}x_{2}\overline{x}_{3} + x_{1}\overline{x}_{2}\overline{x}_{3} + x_{1}\overline{x}_{2}x_{3} + x_{1}x_{2}\overline{x}_{3}$
4	$1 \qquad 0 \qquad 1 \qquad = \overline{x}_1 \overline{x}_3 + x_1 \overline{x}_3 + x_1 \overline{x}_2$
5	$1 \qquad 0 \qquad 1 \qquad = \overline{x}_3 + x_1 \overline{x}_2$
6	$1 1 0 \parallel 1$
7	1 1 1 0
	ll

The VHDL code for the function in L02/S3

```
Row
                                                                                                                                                                                                                                                                                 number
  ENTITY func1 IS
                         PORT (x1, x2, x3 : IN BIT;
ARCHITECTURE TO THE THEORET AND THE STATE OF THE CONTROL OF THE CO
  BEGIN
                        f <= (NOT x1 XND NOT x2 AND NOT x3) OR
                                                                                                                                                                                                                                                                                                      Should
                                                 (NOT x1 AND x2 AND NOT x3) OR
                                                                                                                                                                                                                                                                                                       synthesize to
                                                                                    x1 AND NOT x2 AND NOT x3) OR
                                                                                                                                                                                                                                                                                                      f = \overline{\chi}_3 + \chi_1 \chi_2
                                                                                    x1 AND NOT x2 AND
                                                                                                                                                                                                                                                      x3) OR
                                                                                     x1 AND   x2 AND NOT x3);
  END LogicFunc;
```

Karnaugh map

 The key to finding a minimum-cost expression for a given logic function is to reduce the number of product (or sum) terms needed in the expression by applying the combining/uniting property


Assignment Project Exam Help

$$x \cdot y + x \cdot y' = \frac{x \cdot y}{\text{tutorcs.com}} + y \cdot (x + y') = x$$

as judiciously as possible. Stutores


 The Karnaugh map approach provides a systematic way of performing this optimization

Layout of two-variable minterms in a two-variable Karnaugh map




Note that the addresses of <u>horizontally and vertically</u> <u>adjacent cells</u> in the Karnaugh map differ in a single bit. This facilitates their combination.

The function of L01/S26



Note that adjacent cells in a column or row of the Karnaugh map can be combined in order to eliminate the variable that is present in both uncomplemented and complemented form


Karnaugh map layout of three-variable minterms



(a) Truth table


Note: columns (rows) of the table are labeled using a Gray encoding – successive entries differ in just one bit.

Examples of three-variable Karnaugh maps




(b) The function of L02/S3

A four-variable Karnaugh map




- Note that both row and col addresses are Gray coded
- Note that opposite edges of the map are considered adjacent

Examples of four-variable Karnaugh maps



A five-variable Karnaugh map



Minimization strategy

Terminology

- Literal
 - Each appearance of a variable in a product term
- **Implicant**


A product term that indicates a set of valuations for which a given

Prime implicant

Cannot be combined in another Cstutorcs implicant that has fewer literals

- Cover
 - A collection of implicants that account for all valuations for which a given function is equal to 1
 - A cover consisting only of prime implicants leads to a minimal cost implementation

What is the minimum cost of this function?



- Cost
 - We use the number of gates plus the total number of inputs to gates, but we assume that the primary inputs are available in both true and complemented form at zero cost – we don't count input inverters


Essential prime implicants

Where there is choice as to which prime implicants to use in a cover, how do we find the minimum cost subset of prime implicants?
X2


If a prime implicant includes a minterm for which f = 1 that is not included in any office prime in the cover and is refetted to the tast or an essential prime implicant

• If the set of essential right: cstulo implicants covers all valuations for which f = 1, then this set is the desired cover of f. Otherwise, determine the nonessential prime implicants that should be included to form a minimum-cost cover

What is the minimum cost of this function?



When there is a choice of covers.... $f(x1,...,x4) = \sum m(0, 4, 8, 10, 11, 12, 13, 15)$




L02/S15

Heuristic choice of nonessential prime implicants


- The choice of nonessential prime implicants to be included in the cover is governed by cost considerations.
- The choice is often not obvious and, for functions of a large number of variables, may involve assessing many possibilities ssignment Project Exam Help
- A heuristic approach, which considers only a subset of possibilities but gives good results most of the time, is used:
 WeChat: cstutorcs
 - Arbitrarily select one nonessential prime implicant and determine the cost of the resulting cover;
 - Then, determine the cost of a cover that does not include the chosen prime implicant; and
 - Select for implementation the cover which costs least.

Sometimes alternative covers cost the same... $f(x1,...,x4) = \sum m(0, 2, 4, 5, 10, 11, 13, 15)$




POS minimization of $f(x1, x2, x3) = \Pi M(4, 5, 6)$

 Minimal SOP (sum of product) and POS (product of sum) implementations need to be compared to determine the least cost realization



What is the cost of this function? Which costs less: SOP or POS?


POS minimization of $f(x1,...,x4) = \Pi M(0, 1, 4, 8, 9, 12, 15)$




Which implementation is cheaper: POS or SOP?

Practical Reality 1: Incompletely specified functions

- Often functions are not completely specified
 - The outputs under certain input conditions are not given
 ⇒ we can treat them as "don't care" values
- Don't care conditions offer additional opportunities for simplificationsignment Project Exam Help
 - A don't care can be assigned the value 0 or 1, as desired
 - E.g., there are two possible implementations of the function $f(x1,...,x4) = \sum_{i=1}^{n} m(2,4,5,6,10) + D(12,13,14,15)$ We Chat: cstutorcs




(a) SOP implementation




(b) POS implementation

Practical Reality 2: Multiple-output synthesis



(b) Function f_2

Another example of multiple-output synthesis



Note that the realizations of (c) are sub-optimal if considered individually

Practical Reality 3: Factoring for multilevel implementation

$$f(x_1,...,x_7) = x_1x_3\overline{x}_6 + x_1x_4x_5\overline{x}_6 + x_2x_3x_7 + x_2x_4x_5x_7$$

$$= x_1\overline{x}_6(x_3 + x_4x_5) + x_2x_7(x_3 + x_4x_5)$$

$$= (x_1\overline{x}_6 + x_2x_7)(x_3 + x_4x_5) \dots \text{ by the distributive law}$$

- Electrical properties limit the number of inputs a logic gate can have before reformance is compromised
- Similarly, manufacturing constraints may impose an upper limit on the fulfitie of the state of
 - Factoring a circuit or function allows a function to be implemented from simpler sub-functions
 - Here, 4-input AND and OR gates are needed to implement f naively, but suppose the implementation technology we use is restricted to 2-input gates?
 - The result is a multilevel (more than two levels of gates) function/circuit implementation


Implementation technologies: A quick introduction to FPGAs

- Digital circuits are implemented in various solid state/silicon device technologies
- Devices are classified as either <u>fixed or programmable</u>
- Devices that are manufactured to perform fixed functions range from small-scale integrated devices (that contain a few specific logic gates) to custom VLSI circuits that comprise millions of gates
- Programmable Wevicest cantile customized after fabrication to implement requisite circuits

that of an FPG

- Examples include: Programmable Logic Arrays, Complex Programmable Logic Devices and Field-Programmable Gate Arrays (FPGAs)
- Q: Is an ARM or Intel processor fixed or programmable?
- Q: How does the programmability of a processor differ from


A Field-Programmable Gate Array (FPGA)



(b) Pin grid array (PGA) package (bottom view)


(a) General structure of an FPGA

A two-input lookup table (LUT) as an FPGA logic cell/block




WeChat: cstutorcs

An *n*-input LUT serves as a small 2ⁿ address memory to implement an arbitrary Boolean function of *n* variables




A two-input multiplexer (MUX) $f = \overline{s}.x_0 + s.x_1$ selects one of its two inputs to be routed to the output



Two-input multiplexer circuit (2-MUX)

B&V3, Figure 3.36 L02/S26

A section of a programmed FPGA



$$f_1 = x_1 x_2$$

$$f_2 = \overline{x}_2 x_3$$


$$f = f_1 + f_2$$

$$= x_1 x_2 + \overline{x}_2 x_3$$

In an FPGA, the LUT contents, routing switches and connection boxes are most commonly configured via SRAM memory cells


B&V3, Figure 3.39 L02/S27

A three-input LUT




Realizing a seven-input product term

Implementing wide functions when gate fan-in is limited



Still Practical Reality 3: A factored circuit

- Factoring can be used to overcome fan-in constraints
- For example, $f = x_1 \overline{x}_2 x_3 \overline{x}_4 x_5 x_6 + x_1 x_2 \overline{x}_3 \overline{x}_4 \overline{x}_5 x_6$ $= x_1 \overline{x}_4 x_6 (\overline{x}_2 x_3 x_5 + x_2 \overline{x}_3 \overline{x}_5)$ for FO4 (fan-in of Assignment Project Exam Help



Practical Tradeoff:

Functional decomposition


- Multilevel realizations can reduce the cost of a circuit with increased propagation delay penalties
- Consider the minimum-cost SOP expression

$$f = \overline{x}_1 x_2 x_3 + x_1 \overline{x}_2 x_3 + x_1 x_2 x_4 + \overline{x}_1 \overline{x}_2 x_4 [7 \text{ gates} + 18 \text{ inputs}]^*$$


$$= (\overline{x}_1 x_2 + x_1 \overline{x}_2) x_3 + (x_1 x_2 + \overline{x}_1 \overline{x}_2) x_4$$

$$= (\overline{x}_1 x_2 + x_1 \overline{x}_2) x_3 + (x_1 x_2 + \overline{x}_1 \overline{x}_2) x_4$$

= $gx_3 + \overline{g}x_4$ withtows /xtytoros \overline{x}_2 [9) FO2 gates + 15 inputs]*




The structure of decomposition in L02/S31




Q: How many 2-LUTs are needed to implement this function?

NAND and **NOR** gates

In custom VLSI implementations, NAND & NOR gate circuit realizations of SOP/POS networks are preferred over AND/OR/NOT gate realizations because they require less transistors to implement






(b) NOR gates


DeMorgan's theorem in terms of logic gates

Allows us to transform AND-OR networks into NAND-only or NOR-only equivalent networks




https://tutorcs.com
(a) $\overline{X_1 X_2} = \overline{X_1} + \overline{X_2}$

WeChat: cstutorcs



Using NAND gates to implement a SOP network




https://tutorcs.com
To transform network into
NAND-only typeVeChat: cstutorcs


1. Replace AND & OR gates with

equivalent NAND gates with


Ensure the logical value of no wire is changed due to step 1.
 Insert additional bubbles into wires where only one bubble was added during step 1.



Using NOR gates to implement a POS network



Follow a similar algorithm to transform network into NOR tutores only type x_2



Example 2.3

- Consider the function $f(x_1, x_2, x_3) = \Sigma m(2, 3, 4, 6, 7)$
- The canonical SOP expression is derived using minterms $f = m_2 + m_3 + m_4 + m_6 + m_7$ Assignment Project Exam Help $= \overline{x_1}x_2\overline{x_3} + \overline{x_1}x_2x_3 + \overline{x_1}x_2\overline{x_3} + \overline{x_1}x_2\overline{x_3} + \overline{x_1}x_2\overline{x_3}$ https://tutorcs.com
- The expression can be simplified using algebraic manipulation or a Karnaugh map:


$$f = \overline{X_1} X_2 (\overline{X_3} + X_3) + X_1 (\overline{X_2} + X_2) \overline{X_3} + X_1 X_2 (\overline{X_3} + X_3)$$

$$= \overline{X_1} X_2 + X_1 \overline{X_3} + X_1 X_2$$

$$= (\overline{X_1} + X_1) X_2 + X_1 \overline{X_3}$$

$$= X_2 + X_1 \overline{X_3}$$

NAND-gate realization of the function in Example 2.3



Example 2.4

 Consider again the function of Example 2.3. Instead of using the minterms, we can specify this function as a product of maxterms for which f = 0, namely,

$$f(x_1, x_2, x_3) = \Pi M(0, 1, 5)$$

Assignment Project Exam Help

• Then the canonical POS expression is derived as $f = M_0 \cdot M_1 \cdot M_5$ $= (x_1 + x_2 + x_3) \times (\text{Hxat} + \overline{x_3}) \times (\text{Hxat} + \overline{x_3})$


A simplifeied POS expression can be derived as

$$f = ((x_1 + x_2) + x_3)((x_1 + x_2) + \overline{x_3})(x_1 + (x_2 + \overline{x_3}))(\overline{x_1} + (x_2 + \overline{x_3}))$$


$$= ((x_1 + x_2) + x_3\overline{x_3})(x_1\overline{x_1} + (x_2 + \overline{x_3}))$$

$$= (x_1 + x_2)(x_2 + \overline{x_3})$$

NOR-gate realization of the function in Example 2.4




(a) POS implementation https://tutorcs.com




(b) NOR implementation

Implementation of XOR




(a) Sum-of-products implementation




(c) Optimal NAND gate implementation


Multilevel NAND-gate circuit



Equivalent multilevel NOR-gate circuit



Analysis of multilevel circuit



$$P_{1} = x_{2}x_{3}$$

$$P_{2} = x_{5} + x_{6}$$

$$P_{3} = x_{1} + P_{1} = x_{1} + x_{2}x_{3}$$

$$P_{4} = x_{4}P_{2} = x_{4}(x_{5} + x_{6})$$


$$P_{5} = P_{4} + x_{7} = x_{4}(x_{5} + x_{6}) + x_{7}$$

$$f = P_3 P_5$$


$$= (x_1 + x_2 x_3)(x_4(x_5 + x_6) + x_7)$$

$$= x_1 x_4 x_5 + x_1 x_4 x_6 + x_1 x_7 + x_2 x_3 x_4 x_5 + x_2 x_3 x_4 x_6 + x_2 x_3 x_7$$

Analyzing multilevel NOR/NAND-only circuits




(a) NAND-gale circuit://tutorcs.cb/Moving bubbles to convert to ANDs and ORs avoids multiple, tedious inversions



(c) Circuit with AND and OR gates

Exercise: What f does this circuit implement?



The VHDL code for the function in L02/S3


```
The std logic package
 LIBRARY is needed to include package
                                                    defines legal values and
                                                    uses for data type;
                LIBRARY ieee;
These two
                                                    STD LOGIC values:
                USE ieee.std logic 1164.all;
lines need to
                                                    {0,1, Z, -, U, X, W, L, H}
be included
                                                                Row
                ENTITY func1 IS
before every
                   Assignment Project Exam Help
                                                               number
                                                                     x_1
design module
                                                                 0
                                                                           0
                f : OUT STD_LOGIC);
END funehttps://tutorcs.com
that uses data
                                                                           0
objects of type
std_logic
                ARCHITECTURE L'OGISTUIRE OF func1 IS
                BEGIN
                    f <= (NOT x1 AND NOT x2 AND NOT x3) OR
                        (NOT x1 AND x2 AND NOT x3) OR
Z high impedance
                                                                    Synthesizes to
                        (x1 AND NOT x2 AND NOT x3) OR
  don't care
                                                                    f = \chi_1 \overline{\chi}_2 + \overline{\chi}_3
                        (x1 AND NOT x2 AND x3) OR
  uninitialized
X unknown
                        (x1 AND x2 AND NOT x3);
W weak signal
                END LogicFunc;
L weak tending to 0
```

Optimized Implementation of Logic Functions

L02/S47

H weak tending to 1


The VHDL code in L02/S47 implemented in a 4-LUT



The VHDL code for the function of L02/S23

```
LIBRARY ieee;
USE ieee.std logic 1164.all;
FNTITY func3 IS
      PORT (x1, x2, x3, x4, x5, x6, x7, in STD_LOGIC; Assignment Project, Example STD_LOGIC):
END func3;
                 https://tutorcs.com
ARCHITECTURE LogicFunc OF func3 IS WeChat: cstutorcs
BEGIN
      f \le (x1 \text{ AND } x3 \text{ AND NOT } x6) \text{ OR}
            (x1 AND x4 AND x5 AND NOT x6) OR
           (x2 AND x3 AND x7) OR
            (x2 AND x4 AND x5 AND x7);
END LogicFunc;
                                                     Synthesizes as
                                                     f = (x_1 \overline{x}_6 + x_2 x_7)(x_3 + x_4 x_5)
```


Implementation of the VHDL code in L02/S49



(a) Sum-of-products realization requires 5 4-LUTs

Exercise:

• Determine the minimum-cost SOP and POS expressions for the function $f(x1,x2,x3,x4) = \Sigma m(4,6,8,10,11,12,15) + D(3,5,7,9)$



(a) Determination of the SOP expression

(b) Determination of the POS expression

Exercise:

 Use Karnaugh maps to find the minimum-cost SOP and POS expressions for the function

$$f(x_1,...x_4) = \overline{x}_1 \overline{x}_3 \overline{x}_4 + x_3 x_4 + x_1 x_2 x_4 + \overline{x}_1 \overline{x}_2 \overline{x}_3 x_4$$
assuming don't cares are defined as D = Σ (9,12,14)
Assignment Project Exam Help

https://tutorcs.com

WeChat: cstutorcs

Circuit for problem 4.43

