COMP3222/9222-DigitajeCircuits Systems

5. Flip-flops, Registers, Counters https://tutorcs.com

WeChat: cstutorcs


Objectives

- Learn about logic circuits that store information
 - Flip-flops that store a single bit
 - Registers that store multiple bits
 - Shift registers that shift the contents of the register
 - Counters Assignus expts Project Exam Help
- VHDL constructs used to implement storage elements https://tutorcs.com

WeChat: cstutorcs

Why we need circuits with memory


 Consider an alarm system that is required to remain activated when triggered, even when the cause for triggering has ceased



 Here, the Reset signal is intended to provide a means of switching off the alarm

How do we create a memory element?

- Use feedback to "trap" a value
- Consider a simple cyclic circuit comprising two inverters





WeChat: cstutorcs

- The circuit has two stable states
- But there is no way of changing from one state to the other


A controlled memory element

0 = preserve current state






A memory element with NOR gates




WeChat: cstutorcs

- When both Set and Reset are 0, the state, Q, is preserved
- Set = 1, Reset = $0 \Rightarrow Q = 1$
- Set = D, Reset = $1 \Rightarrow Q = 0$
- Known as a latch

Basic latch using cross-coupled NOR gates




Assignment Projectent am Helpb) Characteristic table



20T3 COMP3222/9222 (c) Timing diagram L05/S7


Gated SR latch

A control input (Clk) acts to enable state changes



Gated SR latch with NAND gates

- More usual configuration as it uses less transistors
 - Has exactly the same characteristic table
 - Note that S & R inputs are flipped about wrt the outputs




Α	В	A NAND B
0	0	1
0	1	1
1	0	1
1	1	0

20T3 COMP3222/9222 Flip-flops 1 1 1 0 L05/S9

Gated D latch


- Eliminates the illegal input combination S = R = 1
- Useful for storing a data bit




20T3 COMP3222/9222 Flip-flops L05/S10

Negative edge-triggered (Master-slave) D flip-flop


Latches are triggered by the level of the control signal, flip-flops are triggered on control signal transitions



A positive-edge-triggered D flip-flop



Comparison of level-sensitive and edge-triggered D-type storage elements



Recall the specification of implied memory

```
LIBRARY ieee ;
USE ieee.std logic 1164.all;
ENTITY implied IS
    PORT (A, B : IN STD LOGIC; Acossignment Project; Exam Help
END implied;
https://tutorcs.com
ARCHITECTURE Behavior OF implied IS
                                                                   AeqB
BEGIN
                     WeChat: cstutorcs
    PROCESS ( A, B
    BEGIN
        IFA = BTHEN
                                                                     AeqB
            AeqB <= '1';
        END IF;
    END PROCESS:
END Behavior;
```

Resulting circuit has to remember the value of AegB when A /= B

Code for a gated D latch

```
LIBRARY ieee;
                                             Note: the PROCESS describing
USE ieee.std logic 1164.all;
                                             a latch, while exploiting implicit
                                             memory, complies with the
ENTITY latch IS
                                             COMBINATIONAL design rule
    PORT ( D, CLK: IN
                                                 all singals that can affect
                                             he output are listed in the
END latch:
                                             sensitivity list
                     https://tutorcs.com
ARCHITECTURE Behavior OF latch IS
BEGIN
                     WeChat: cstutorcs
    PROCESS (D, CLK)
    BEGIN
                              Clk
        IF CLK = '1' THEN
            Q \leq D;
        END IF;
                               Q
    END PROCESS;
                                                                        Time
END Behavior;
```

Code for a positive edge-triggered D flip-flop


```
The signal attribute 'event is
LIBRARY ieee ;
                                                                                                                                                           true when the signal transitions
                                                                                                                                                            from one level to another
USE ieee.std logic 1164.all;
ENTITY flipflop IS
                                                                                                                                                                                                 Notes: (i) SYNCHRONOUS
                 PORT (D, CLK.: IN STD LOGIC; PROCESSes only list the condition of the process of 
                                                                                                                                                                                                 PROCESSes only list the clock
                                                                                                                                                                                                 (ii) All assignment statements within
END flipflop;
                                                                                                                                                                                                 a synchronous process should be
                                                                                      https://tutorcs.com
                                                                                                                                                                                                 guarded by a (CLK'event AND
ARCHITECTURE Behavior OF flipflop IS
                                                                                                                                                                                                 CLK=' ') condition;
BEGIN
                                                                                                                                                                                                (iii) Each signal on the LHS of an
                                                                                                                                                                                                 assignment statement guarded by a
                  BEGIN
                                                                                                                                                                                                 (CLK'event AND CLK=' ') condition
                                 IF CLK'event AND CLK = '1' THEN
                                                                                                                                                                                                 is the output of a flip-flop
                                                     Q \leq D:
                                 END IF:
                                                                                                         Clock
                 END PROCESS:
                                                                                                                  D
END Behavior;
                                                                                                                  Q
```

Equivalent code using a WAIT UNTIL statement

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
ENTITY flipflop IS
                                                  When used for the
                                                  synthesis of a
    PORT (D, Clock
                             : IN STD LOGIC;
            Q Assignment Bropert Exam
                                                 sylpechronous circuit, the
                                                  WAIT UNTIL statement
END flipflop;
                                                  must be the first in a
https://tutorcs.com
ARCHITECTURE Behavior OF flipflop IS
                                                  PROCESS block; all
                                                  assignment statements
BEGIN
                     WeChat: cstutorcs
                                                  that follow infer a flip-flop
    PROCESS
    BEGIN
        WAIT UNTIL Clock'EVENT AND Clock = '1';
        Q \leq D;
    END PROCESS:
END Behavior:
```


Master-slave D flip-flop with Clear and Preset

- A design may call for a preset value on a FF
- Active low *Preset'* and *Clear'* inputs allow the flip-flop
 to be set to a given value asynchronously (independently of the *Clock*) only one of them should be pulled
 low at a timessignment Project Exam Help




How long does the FF stay in the Clear or Preset state?

Positive-edge-triggered D flip-flop with *Clear* and *Preset*



Positive-edge-triggered D flip-flop with synchronous *Clear* and *Preset*

 Synchronous clear and preset is best done by gating the D input



WeChat: cstutorcs

D flip-flop with asynchronous reset

```
LIBRARY ieee;
USE ieee.std logic 1164.all;
ENTITY flipflop IS
    PORT ( D, Resetn, CLK : IN STD_LOGIC ;
            Assignment Project Exam Help
END flipflop;
                                                  Notes: (i) For a synchronous
                                                  process with an asynchronous
ARCHITECTURE Behalite 105 / / | DILLO 105 S.COM
                                                  reset/set, both the CLK and the
BEGIN
                                                  reset/set signal must be in the
    PROCESS (Reset Mat: cstutorcs
                                                  sensitivity list.
                                                  (ii) Only assign a constant, e.g.
    BEGIN
                                                  '0'/'1', to the FF output within the
        IF Resetn = '0' THEN
                                                  reset/set condition.
            Q <= '0' :
        ELSIF CLK'EVENT AND CLK = '1' THEN
            Q \leq D;
        END IF:
    END PROCESS;
END Behavior;
```

D flip-flop with synchronous reset

```
LIBRARY ieee;
USE ieee.std logic 1164.all;
ENTITY flipflop IS
   PORT ( D, Resetn, Clock : IN STD LOGIC ;
           Assignment Project Exam Help
END flipflop;
ARCHITECTURE Behalite 105 / / | DILLO 105 S.COM
BEGIN
                   WeChat: cstutorcs
    PROCESS
   BEGIN
       WAIT UNTIL Clock'EVENT AND Clock = '1';
       IF Resetn = '0' THEN
           Q <= '0' :
       FI SE
           Q \leq D:
                              Question: How do you specify this behaviour
       END IF;
                                       using an IF statement?
    END PROCESS:
END Behavior;
```

Flip-flops L05/S22

Code for an eight-bit register with asynchronous reset

```
LIBRARY ieee;
USE ieee.std logic 1164.all;
ENTITY reg8 IS
    PORT ( D
                            : IN STD LOGIC VECTOR(7 DOWNTO 0);
            Resetts Glockment Project Each Help (OUT STD_LOGIC_VECTOR(7 DOWNTO 0));
END reg8;
                     https://tutorcs.com
ARCHITECTURE Behavior OF reg8 IS
                     WeChat: cstutorcs
BEGIN
    PROCESS (Resetn, Clock)
    BEGIN
        IF Resetn = '0' THEN
            Q <= "00000000";
        ELSIF Clock'EVENT AND Clock = '1' THEN
            Q \leq D;
        END IF:
    END PROCESS:
END Behavior;
```

Code for an *n*-bit register with asynchronous clear


```
Parameterized component
LIBRARY ieee;
                                          with default value of 16 for
USE ieee.std logic 1164.all;
                                          the data width parameter N
ENTITY regn IS
    GENERIC ( N : INTEGER := 16 );
             D Assignment Project Each VECTOR(N-1 DOWNTO 0); Resetn, Clock : IN STD LOGIC;
    PORT (
                              ; OUT STD_LOGIC_VECTOR(N-1 DOWNTO 0)); //tutorcs.com
             Q
END regn;
ARCHITECTURE Behavity (Figure 1905)
BEGIN
                                           Idiom for setting all
    PROCESS (Resetn, Clock)
    BEGIN
                                           bits of a signal to 0s
         IF Resetn = '0' THEN
             Q <= (OTHERS => '0')
         ELSIF Clock'EVENT AND Clock = '1' THEN
             Q \leq D;
         END IF:
    END PROCESS;
END Behavior;
```

Flip-flops L05/S24

8-bit register based on regn component

```
LIBRARY ieee:
 USE ieee.std_logic_1164.all;
ENTITY reg8 IS
                       PORT (D
                                                                                                                                                                                STD_LOGIC_VECTOR(7 DOWNTO 0);
                                                                  Resetssferment Property Sim Help (Country of the Country of the Co
 END reg8;
                                                                                                                https://tutorcs.com
ARCHITECTURE Structure OF reg8 IS
                                                                                                                   WeChat: cstutorcs
 BEGIN
                       reg8: regn
                                                                                                                                                                                                                                                                          Assumes regn component
                                             GENERIC MAP ( N => 8 )
                                                                                                                                                                                                                                                                           declared in the working
                                             PORT MAP (D, Resetn, Clk, Q);
                                                                                                                                                                                                                                                                           directory
 END Structure:
                                                                                                                                                                                                                                                                           GENERIC MAP used to
                                                                                                                                                                                                                                                                          overwrite default parameter
                                                                                                                                                                                                                                                                          value
```

A simple shift register




 $\underset{t_0}{\text{http}}_{1}^{\text{In}}://\underset{0}{\overset{Q_2}{\text{tutores}}}\underset{0}{\overset{Q_3}{\text{com}}} = \overset{\text{Out}}{\text{out}}$

WeChat: cstutorcs

W CCHat.			CStutores			
t_2	1	0	1	0	0	
t_3	1	1	0	1	0	
<i>t</i> ₄	1	1	1	0	1	
<i>t</i> ₅	0	1	1	1	0	
<i>t</i> ₆	0	0	1	1	1	
<i>t</i> ₇	0	0	0	1	1	

Parallel-access shift register



20T3 COMP3222/9222 Flip-flops L05/S27

Behavioural code for a D flip-flop with a 2-to-1 multiplexer on the *D* input

```
LIBRARY ieee;
USE ieee.std logic 1164.all;
ENTITY muxdff IS
   PORT ( D0, D1, Sel, Clock : IN STD_LOGIC ;
              Assignment Project Exam Help
END muxdff:
ARCHITECTURE Behalite 105 mtweets.com
                                                 -- or:
BEGIN
                   WeChat: cstutorcs
                                                 -- PROCESS (Clock)
   PROCESS
                                                 -- BEGIN
   BEGIN
                                                 -- IF Clock' ... THEN
       WAIT UNTIL Clock'EVENT AND Clock = '1';
       IF Sel = '0' THEN
                                                 -- IF Sel ...
           Q \leq D0:
                                                         etc.
       ELSE
                                                       END IF;
           Q <= D1:
                                                     END IF:
       END IF;
   END PROCESS:
END Behavior;
```

Flip-flops L05/S28

Hierarchical code for a four-bit shift register

 <u>Design hierarchies</u> are recursive structures comprised of components, or sub-circuits, whose architectures, at the leaf level, are expressed in terms of their behaviours

```
LIBRARY ieee:
                                     BUFFER mode allows Q to be
USE ieee.std_logic_1164.all;
                                    used in both IN and OUT modes
ENTITY shift4 IS
                 Assignment Pro
                                              EOGIC VECTOR (3 DOWNTO 0);
    PORT (
             ser, Id, Clock : IN
                                         STD LOGIC:
                        https://fftrtorest.coopgic_vector(3 downto 0));
END shift4;
ARCHITECTURE Structure We Children cstutores
    COMPONENT muxdff
                                                                         Parallel output
         PORT (D0, D1, Sel, Clock
                                         : IN STD LOGIC;
                                         : OUT STD LOGIC);
    END COMPONENT;
BEGIN
             muxdff PORT MAP ( ser, P(3), ld, Clock, Q(3) );
    Stage3:
             muxdff PORT MAP (Q(3), P(2), Id, Clock, Q(2));
    Stage2:
             muxdff PORT MAP (Q(2), P(1), Id, Clock, Q(1));
    Stage1:
             muxdff PORT MAP (Q(1), P(0), Id, Clock, Q(0));
    Stage0:
END Structure:
                                                          Serial Shift/Load
                                                                                  Clock
                                                                      Parallel input
                                     Flip-flops
```

Alternative (behavioural) code for a shift register

```
LIBRARY ieee:
    USE ieee.std logic 1164.all;
3
    ENTITY shift4 IS
         PORT (
                                : IN
                                             STD LOGIC VECTOR(3 DOWNTO 0);
5
                 ser, Id, Clock
                                : IN
                                             STD LOGIC:
                                     FER STD LOGIC VECTOR(3 DOWNTO 0));
6
    END shift4;
                                                    BUFFER mode allows Q to
    ARCHITECTURE Beliavior S.F. Shift OFCS. COmappear on both the left and right
8
    BEGIN
                                                    sides of signal assignments
10
         PROCESS
                        WeChat: cstutorcs
11
         BEGIN
             WAIT UNTIL Clock'EVENT AND Clock = '1';
12
             IF Id = '1' THEN
13
14
                 Q \leq P:
                                                                A WAIT UNTIL
15
             ELSE
                                                                statement implies all
16
                 Q(0) \le Q(1);
                                                                signals assigned a
17
                 Q(1) \le Q(2);
                                                                value inside the
18
                 Q(2) \le Q(3);
                                                                process are
19
                 Q(3) \le ser:
                                                                implemented as the
20
             END IF:
                                                                output of a flip-flop
21
         END PROCESS:
22
    END Behavior;
                                     Flip-flops
                                                                           L05/S30
```

Identical code, which reverses the ordering of statements 16 – 19 in L05/S30

```
LIBRARY ieee:
    USE ieee.std logic 1164.all;
3
    ENTITY shift4 IS
        PORT (P
                          : IN
                                           STD LOGIC VECTOR(3 DOWNTO 0);
5
                ser, Id, Clock : IN
                                           STD LOGIC;
                Assignment Project Exam Help (3 DOWNTO 0));
6
    ARCHITECTURE Beliavior O.F. shifted ics.com
8
9
    BEGIN
10
        PROCESS
                      WeChat: cstutorcs
11
        BEGIN
            WAIT UNTIL Clock'EVENT AND Clock = '1';
12
            IF Id = '1' THEN
13
14
                Q \leq P:
15
            ELSE
16
                Q(3) \le ser:
17
                Q(2) \le Q(3);
                                        IMPORTANT:
18
                Q(1) \le Q(2);
                                        Why is the statement order immaterial?
                Q(0) \le Q(1);
19
20
             END IF;
21
        END PROCESS:
    END Behavior;
                                                                      L05/S31
                                   Flip-flops
```

Code for an *n*-bit left-to-right shift register

```
LIBRARY ieee:
   USE ieee.std logic 1164.all;
   ENTITY shiftn IS
3
        GENERIC ( N : INTEGER := 8 );
5
        PORT (
                                      STD LOGIC VECTOR( N-1 DOWNTO 0);
6
                              : IN
                                      STD LOGIC:
                ser, Id, Clock
                Assignment Project Exam Help
8
    END shiftn:
    Just as the FOR...GENERATE
10
                                                statement is used to generate
11
        PROCESS
                                                a set of concurrent
12
        BEGIN
            WAIT UNTIL WEEVENITANGSTULOUGE
13
                                                statements, the FOR...LOOP
            IF Id = '1' THEN
14
                                                statement is used to generate
15
                Q \leq P:
                                                a set of sequential statements
16
            ELSE
                Genbits: FOR i IN 0 to N-2 LOO
17
18
                     Q(i) \le Q(i+1);
19
                END LOOP:
20
                Q(N-1) \le ser:
21
            END IF;
22
        END PROCESS;
23
    END Behavior:
```

Flip-flop timing parameters

Three important parameters that need to be considered in the design of sequential circuits:


- Propagation delay, t_{cQ} , the time needed for the output of the FF to change after the triggering clock edge has occurred
- Setup time, stsi, ghentimet intervield the Exput needs be stable for prior to the triggering clock edge, for it to be reliably read
- Hold time, t_h, that tipse/intratvalcheciopat needs to be stable for after the triggering clock edge, for it to be reliably read

WeChat: estutores


 The magnitude of these parameters depend upon the design of the flip-flop, the process technology used to implement them, and the source voltage

Propagation delay

Propagation delay is the time it takes for the new value to emerge from a flip-flop after the triggering edge




t_{cO} for a gated D latch



Here, t_{cQ} is 2Δ for $0\rightarrow 1$ transition hat: cstutores

but $3\triangle$ for $1\rightarrow 0$ transitions




Setup and hold times

The designer of the circuit that generates the *D* signal must ensure setup and hold times are satisfied

Together, they define a window of time around the triggering Project Exam Help clock edge during which D must be stable

20T3 COMP3222/9222




 $f_{su} \Rightarrow$ a change in D has to have had time to be https://tutorcs.com

L05/S36


Typical values for 28nm CMOS are $t_{su} = 0.03 \text{ ns}$ and eChat: cstutores $t_{h} = 0.02 \text{ ns}$ Clk D Q

Flip-flops

Recall positive-edge-triggered D flip-flop





t_h for a positive-edge-triggered D flip-flop



20T3 COMP3222/9222 Flip-flops L05/S38

T flip-flop





(a) Circuit

(b) Graphical symbol


$$\begin{array}{c|c}
T & Q(t+1) \\
\hline
epp & Q(t) \\
\hline
Q(t)
\end{array}$$

(d) Characteristic table

$$Q(t+1) = T.Q'(t) + T'.Q(t)$$
$$= T XOR Q(t)$$


WeChat: cstutorcs


(e) Characteristic equation:



JK flip-flop

Combines the features of an SR flip-flop and a T flip-flop






JK	Q(t+1)
0 0	Q (t)
0 1	0
1 0	1
1 1	$\overline{Q}(t)$


(b) Graphical symbol


(c) Characteristic table

A three-bit up-counter (ripple counter)




Characteristic table





A three-bit down-counter



Derivation of a synchronous up-counter


In which all output bits change at the same time

based on T flip-flops triggered by the one clock signal

Clock cycle	$Q_2 Q_1 Q_0$	-1
0	Assignment Project Exam Ho	eip
1	0 0 https://tutorcs.com	
2	0 1 0	$T_0 = 1$
3	0 1 WeChat: cstutorcs	$T_1 = Q_0$
4		$T_2 = Q_0Q_1$ $T_3 = Q_0Q_1Q_2$
5	1 0 1	
6	1 1 0	$T_n = Q_0 Q_1 Q_{n-1}$
7	1 1 1	11 0 1 11 1
8	0 0 0	


A four-bit synchronous up-counter

Need to ensure that the $clock_period \ge t_{cQ}$ + delay of the AND gate chain + t_{su}




Timing diagram

Inclusion of an Enable and asynchronous Clear capability



A four-bit synchronous counter with D FFs




Behavioural code for a four-bit up-counter with asynchronous clear

```
LIBRARY ieee;
                                      Needed to be able
USE ieee.std logic 1164.all;
                                     to increment Count
USE ieee.std logic unsigned.all;
ENTITY upcount IS
     PORT (
               Clock, Resetn, E: IN
                                              STD LOGIC;
                   Assignment Project Example 13 DOWNTO 0));
END upcount;
ARCHITECTURE Behavior Of upcount IS tutores compared to SIGNAL Count: STD_LOGIC_VECTOR(3 DOWNTO 0);
BEGIN
                                                             Advantages of behavioural
     PROCESS (Clock, ResetWeChat: cstutorcs
                                                              code over structural code for
     BEGIN
                                                              this design?
          IF Resetn = '0' THEN
               Count <= "0000";
          ELSIF (Clock'EVENT AND Clock = '1') THEN
               IF E = '1' THEN
                    Count <= Count + 1;
               FLSE
                                                        While not required
                    Count <= Count ; -
                                                        because of implied
               END IF:
                                                        memory semantics,
          END IF;
                                                        this statement is
     END PROCESS:
     Q <= Count:
                                                        included for clarity
END Behavior;
                                                                                    L05/S47
                                          Flip-flops
```

Starting the count from any value

A counter with parallel-load capability




A four-bit counter with parallel load, using INTEGER signals


```
LIBRARY ieee;
USE ieee.std logic 1164.all;
ENTITY upcount IS
    PORT (
                            : IN
                                          INTEGER RANGE 0 TO 15;
              Clock, Resetn, L: IN
                                          STD LOGIC;
                  Assignment Project Exam Help 15);
END upcount;
ARCHITECTURE Behavior Of upcount IS tutorcs.com
BEGIN
    PROCESS (Clock, Resetn )
    BEGIN
         IF Resetn = '0' THEWeChat: cstutorcs
              Q \le 0:
         ELSIF (Clock'EVENT AND Clock = '1') THEN'
              IF L = '1' THEN
                  Q \leq R:
              ELSE
                  Q \le Q + 1:
              END IF:
         END IF;
    END PROCESS;
END Behavior:
```

Controlling the count range

A modulo-6 counter with synchronous reset




A modulo-6 counter with asynchronous reset




Code for a down-counter

```
LIBRARY ieee:
USE ieee.std logic 1164.all;
ENTITY downcnt IS
    GENERIC ( modulus : INTEGER := 8 );
    PORT ( Clock, L, E : IN STD_LOGIC;
Q : OUT INTEGER RANGE 0 TO modulus-1);
                  Assignment Project Exam Help
END downcnt;
ARCHITECTURE Behavior OF downcnt IS
    SIGNAL Count: INTEGERIFANCE ATTOTOGUES COM
BEGIN
    PROCESS
         WeChat: cstutorcs WAIT UNTIL (Clock EVENT AND Clock = '1');
    BEGIN
         IF L = '1' THEN
              Count <= modulus-1;
         ELSE
              IF E = '1' THEN
                  Count <= Count-1:
              END IF:
         END IF;
    END PROCESS;
    Q <= Count:
END Behavior;
```

A two-digit BCD counter



Ring counter



Timing analysis of flip-flop circuits

- Usually the maximum clock frequency a circuit can be operated at, F_{max} , needs to be determined
- Whether any hold times are violated also needs to be determined
- Timing parameters of flip-flops were introduced in slides L05/S33 to L05/S38 these include the set-up time t_{sy} , the hold time t_h , and the clock-to-Q propagation delay t_{cQ}


https://tutorcs.com

WeChat: cstutorcs

Timing analysis of a simple flip-flop circuit

- Consider the simple circuit shown, and let's assume that $t_{su} = 0.6$ ns, $t_h = 0.4$ ns, and 0.8 ns $<= t_{cO} <= 1.0$ ns
- Furthermore, assume the delay flip-flop input of a k-input gates same the delay of a k-input gates same th
- To calculate $T_{min} = 1/F_{max}$, we min $\{t_{cQ}\} + t_{NOT} = 0.8 + 1.1 = 1.9$ ns need to determine the longest $> t_h = 0.4$ ns \therefore no violation timing path in the circuit (a.k.a. critical path) that starts and ends tutores at a flip-flop
- Here:

$$T_{min}$$
 = $max\{t_{cQ}\}$ + t_{NOT} + t_{su}
i.e. T_{min} = 1.0 + 1.1 + 0.6 = 2.7 ns
and F_{max} = $1/T_{min}$ = 370 MHz
any faster, and t_{su} would not be
satisfied



Need to check hold time vio-

lations by considering the

any +ve clock edge to any

shortest possible delay from

Timing analysis of a 4-bit counter

Enable


Assume the same timing parameters as in the previous example; critical path:

$$T_{min} = max\{t_{cQ(Q0)}\} + 3(t_{AND}) + t_{XOR}$$

+ $t_{su(Q3)}$ Assignment Project Exam Help
= 1.0 + 3(1.2) + 1.2 + 0.6

 F_{max} = 1/6.4 ns = 156 MHz (this assumes Enallies Walt: cstutorcs behaved; if not, F_{max} may need to be reduced)

Shortest path from clock to D for each FF is min{ t_{cO} } + t_{XOR} = 0.8 + 1.2 = 2.0 ns > t_h = 0.4 ns :. no hold violations (given Enable is well behaved)



Q: When is it best to (de)assert *Enable*?


L05/S57 Flip-flops

Clock skew


 Clock skew is the spread in time (relative delay) in clock edges arriving at the various synchronous components of a digital circuit

 Mostly, these are caused by wire delays
 FPGAs have special clock distribution networks, which use low-resistance (fat) wiring tracks, buffers that amplify the clock signal, and "balanced" layouts, such as H-trees with the root located lat the scentre sof the chip, to

minimize clock skew



Effect of clock skew on F_{max}



Assume $t_{skew} = 1.5ns$ delay on clock pulses arriving at Q3

Delay on path from Q0 to Q3 is then given by

$$t_{cQ} + 3(t_{AND}) + t_{XOR} + t_{su} - t_{skew} = 6.4 - 1.5 = 4.9$$
ns

since the skew provides additional time before data is loaded into Q3

However, critical path is now from *Q0* to *Q2*, i.e.

$$T_{min} = t_{cQ} + 2(t_{AND}) + t_{XOR} + t_{su}$$

= 1.0 + 2(1.2) + 1.2 + 0.6
= 5.2 ns
 $F_{max} = 192 \text{ MHz}$

Negative clock skew

 A negative clock skew, i.e. clock arriving <u>earlier</u> at Q3 than at Q0 – Q2 would have the opposite effect of lengthening the clock period requirement & <u>reducing</u> the maximum clock frequency

Assignment Project Exam Help

https://tutorcs.com

WeChat: cstutorcs

Effect of clock skew on hold times

- As positive clock skew has the effect of delaying the loading of data into FF Q3, it has the effect of increasing the hold time requirement of this FF to $t_h + t_{skew}$ for all paths that end at Q3
- The shortest sign path is research to the shortest sign path is res
- But, when $t_{skew} > 2 hat_h = 2$
- Good circuit design therefore aims to minimize, if not eliminate, clock skew