



Trinity College Dublin

Coláiste na Tríonóide, Baile Átha Cliath

The University of Dublin

程序代写代做 CS编程辅导



WeChat: cstutorcs

1.1 – Memory and Addressing Modes

Assignment Project Exam Help

CSU11022 – Introduction to Computing II

Email: tutorcs@163.com

QQ: 749389476

<https://tutorcs.com>

Dr Jonathan Dukes / jdukes@scss.tcd.ie

School of Computer Science and Statistics

程序代写代做 CS编程辅导



WeChat: cstutorcs

Recap: LDR and STR
Assignment Project Exam Help

Email: tutorcs@163.com

QQ: 749389476

<https://tutorcs.com>

程序代写代做 CS编程辅导




How many memory accesses are required to compute

total = total + (a × b)
WeChat: cstutorcs
Assignment Project Exam Help

where **total**, **a** and **b** are stored in memory at the addresses contained in **R0**, **R1** and **R2** respectively?



QQ: 749389476

<https://tutorcs.com>



How many memory accesses are required to compute **total = total + (a * b)** where **total**, **a** and **b** are stored in memory addresses contained in **R0**, **R1** and **R2** respectively?

程序代写代做CS编程辅导



```
LDR    R5, [R1]
LDR    R6, [R2]
MUL    R5, R6, R5
```

```
LDR    R4, [R0]
ADD    R4, R4, R5
```

```
STR    R4, [R0]
```


WeChat: cstutorcs

Assignment Project Exam Help

Email: tutorcs@163.com

QQ: 749389476

<https://tutorcs.com>



Recap: Upper Case String Example

5

Design and write an assembly language program to convert a string stored in memory to UPPER CASE



While:

```
LDRB  R2, [R1]
CMP   R2, #0
BEQ   EndWhile
CMP   R2, #'a'
BLO   EndIfLwr
CMP   R2, #'z'
BHI   EndIfLwr
SUB   R2, R2, #0x20
STRB  R2, [R1]
```

EndIfLwr:

```
ADD   R1, R1, #1
B     While
```

EndWhile:

```
@
@ while ((ch = byte[address]) != 0)
@ WeChat: cstutorcs
@ {
@ if (ch > 'a' && ch <= 'z')
@ {
@ Email: tutorcs@163.com
@
@ QQ: 749389476
@   ch = ch - 0x20;
@   byte[address] = ch;
@ https://tutorcs.com
@   address = address + 1;
@ }
```


Recap: Sum Example

6

Design and write an assembly language program that will calculate the sum of 10 word-size values stored in memory, beginning at the address in R1. Store the sum in R0.



```
MOV    R0, #0

MOV    R2, #0
While:
CMP    R2, #10
BHS    EndWhile

LDR    R3, [R1]
ADD    R0, R0, R3
ADD    R1, R1, #4
ADD    R2, R2, #1

B      While
EndWhile:
```

@

@

@

@ {

@

@

@

@

@

@

@

@ }

程序代写代做 CS编程辅导

WeChat: cstutorcs

Assignment Project Exam Help

Email: tutorcs@163.com

value = word[address];

sum = sum + value;

address = address + 4;

https://tutorcs.com

程序代写代做 CS编程辅导



WeChat: cstutorcs

Addressing Modes: Immediate Offset
Assignment Project Exam Help

Email: tutorcs@163.com

QQ: 749389476

<https://tutorcs.com>



The syntax **[R1]** is just one of many ways that we can specify the address of the memory location that we want to access using LDR or STR

Remember: **[R1]** tells the processor to access the value in memory at the address contained in register R1. (We can say that R1 “points to” a location in memory.)

The syntax **[R1]** is an **Addressing Mode**

[R1] is an abbreviated form of **[R1, #0]** (the #0 is implied if omitted)

The address of the memory location accessed by LDR or STR is called the **Effective Address (EA)**

Addressing Mode Syntax	Operation	Example
[Rn , #offset]	Rn + offset	LDR R0 , [R1 , #4]
[Rn]	+0 (#0 is assumed)	LDR R0 , [R1]

Effective Address is calculated by adding **offset** to the address in the **base register Rn** (note: offset may be negative)

The value in the base register **Rn** does not change

Example: load three consecutive word-size values from memory into registers R4, R5 and R6, beginning at the address contained in R0

```
LDR    R4 , [ R0 ]      @ R4 = word[ R0 ] (default = 0)
LDR    R5 , [ R0 , #4 ]  @ R5 = word[ R0 + 4 ]
LDR    R6 , [ R0 , #8 ]  @ R6 = word[ R0 + 8 ]
```

程序代写代做 CS编程辅导



WeChat: cstutorcs

Addressing Modes: Register Offset
Assignment Project Exam Help

Email: tutorcs@163.com

QQ: 749389476

<https://tutorcs.com>

Addressing Mode Syntax	Operation	Example
[Rn , Rm]	$\hat{A} = Rn + Rm$	LDR R0, [R1, R2]

Effective Address is calculated by adding the offset in **Rm** to the address in the base register **Rn**




The values in the base register **Rn** and offset register **Rm** do not change


Example: load three consecutive word values from memory into registers R1, R2 and R3 beginning at the address in R0

```


LDR    R4, =0           @ Initialise offset register = 0
LDR    R1, [R0, R4]      @ r1 = word[r0 + r4]
ADD    R4, R4, #4        @ r4 = r4 + 4
LDR    R2, [R0, R4]      @ r2 = word[r0 + r4]
ADD    R4, R4, #4        @ r4 = r4 + 4
LDR    R3, [R0, R4]      @ r3 = word[r0 + r4]
    
```



Loading
1st Word



Loading
2nd Word



Loading
3rd Word



Trinity College Dublin

Coláiste na Tríonóide, Baile Átha Cliath

The University of Dublin

程序代写代做 CS编程辅导



WeChat: cstutorcs

1.2 – Memory and Addressing Modes (continued)

CSU11022 – Introduction to Computing II

Email: tutorcs@163.com

QQ: 749389476

<https://tutorcs.com>

Dr Jonathan Dukes / jdukes@scss.tcd.ie

School of Computer Science and Statistics


```

LDR      R2, =0

whUpr:
LDRB     R4, [R1, R2]
CMP      R4, #0
BEQ      eWhUpr
CMP      R4, #'a'
BLO      eIfLwr
CMP      R4, #'z'
BHI      eIfLwr
BIC      R4, #0x00000020
STRB     R4, [R1, R2]
eIfLwr:
ADD      R2, R2, #1
B        whUpr
eWhUpr:

End_Main:
BX       LR

```

程序代写代做 CS编程辅导

@ index = 0



((char = byte[address + index]) != 0)

@ if (char >= 'a'

WeChat: cstutorcs

@ char <= 'z')

Assignment Project Exam Help

@ char = char AND NOT 0x00000020

@ byte[address + index] = char

Email: tutorcs@163.com

@ index = index + 1

QQ: 749389476

@

<https://tutorcs.com>

Design and write an assembly language program that will calculate the sum of 10 word-size values stored in memory beginning at the address in R1

```
LDR    R0, =0
LDR    R4, =0
LDR    R5, =0

whSum:
CMP    R4, #10
BHS    eWhSum
LDR    R6, [R1, R5]
ADD    R0, R0, R6
ADD    R5, R5, #4
ADD    R4, R4, #1
B      whSum

eWhSum:

End_Main:
BX     LR
```



```
@ count = 0
@ offset = 0
```

WeChat: cstutorcs

Assignment Project Exam Help

Email: tutores@163.com

QQ: 749389476

<https://tutorcs.com>

程序代写代做 CS编程辅导



WeChat: cstutorcs

Addressing Modes: Scaled Register Offset
Assignment Project Exam Help

Email: tutorcs@163.com

QQ: 749389476

<https://tutorcs.com>

Addressing Mode Syntax	Operation	Example
[Rn, Rm, LSL #shift]	$(Rm \times 2^{\text{shift}})$	LDR R0, [R1, R2, LSL #2]

Effective Address is calculated by taking offset in **Rm**, shifted left by **shift** bits, to the address in the base register **Rn**.

The values in the base register **Rn** and offset register **Rm** are not changed

Example: load three consecutive word size values from memory into registers R1, R2 and R3 beginning at the address in R0

```

LDR    R4, =0           @ Initialise index register = 0
LDR    R1, [R0, R4, LSL #2] @ R1 = word[r0 + r4 * 4]
ADD    R4, R4, #1       @ R4 = r4 + 1
LDR    R2, [R0, R4, LSL #2] @ R2 = word[r0 + r4 * 4]
ADD    R4, R4, #1       @ R4 = r4 + 1
LDR    R3, [R0, R4, LSL #2] @ R3 = word[r0 + r4 * 4]
    
```

Re-write our program to calculate the sum of 10 word-size values stored in memory, this time using scaled register offset addressing

Allows count to be used for



```
LDR    R0, =0
LDR    R4, =0
```

whSum:

```
CMP    R4, #10
BHS    eWhSum
LDR    R6, [R1, R4, LSL #2]
ADD    R0, R0, R6
ADD    R4, R4, #1
B      whSum
```

eWhSum:

End_Main:

```
BX     LR
```

```
@ sum = 0
```

```
@ count = 0
```

WeChat: cstutorcs

Assignment Project Exam Help

Email: tutorcs@163.com

QQ: 749389476

<https://tutorcs.com>

程序代写代做 CS编程辅导



WeChat: cstutorcs

Addressing Modes: Pre- and Post-Indexed Addressing
Assignment Project Exam Help

Email: tutorcs@163.com

QQ: 749389476

<https://tutorcs.com>

Many programs iterate sequentially through memory (examples?)

程序代写代做 CS编程辅导

Often manifested as an LDR/STR followed by an ADD

```
LDR    R4, [R1]
ADD    R1, R1, #4
```



word
increment base address register R1

WeChat: cstutorcs

ARM architecture provides a set of addressing modes that incorporate the increment/decrement into the execution of the LDR/STR instruction

Assignment Project Exam Help

Email: tutorcs@163.com

Pre-Indexed Addressing	Post-Indexed Addressing
1. Increment / Decrement base address register (Rn)	1. Compute Effective Address
2. Compute Effective Address	2. Increment / Decrement base address register (Rn)

QQ: 749389476

<https://tutorcs.com>



Syntax: post-indexed addressing modes place the value to be added to the base register Rn **after** the []

Behaviour: (i) the LDR/STR is performed first using the original base register value, (ii) the base register is updated by applying the post-index operation

Modes: Immediate Post-Indexed, Register Post-Indexed, Scaled Register Post-Indexed (LSL #shift)



Syntax: pre-indexed addressing modes place the value to be added to the base register Rn **inside** the []

An exclamation mark ! after the [] distinguishes pre-indexed addressing from immediate offset addressing (e.g. [R1, #4]), which doesn't modify R1

Behaviour: (i) the base register is updated by applying the pre-index operation, (ii) the LDR/STR is performed using the updated base register value

Modes: Immediate Pre-Indexed, Register Pre-Indexed, Scaled Register Pre-Indexed (LSL #shift)

程序代写代做 CS编程辅导

```

whUpr:
    LDRB    R4, [R1], #1
    CMP     R4, #0
    BEQ     eWhUpr
    CMP     R4, #'a'
    BLO     eIfLwr
    CMP     R4, #'z'
    BHI     eIfLwr
    BIC     R4, #0x00000020
    STRB    R4, [R1, #-1]
eIfLwr:
    B       whUpr
eWhUpr:

End_Main:
    BX     LR

```



```

byte[address++]
( char != 0 )
@ if (char >= 'a'
@    &&
@    char <= 'z')
@ {
@    char = char AND NOT 0x00000020
@    byte[address - 1] = char
@ }
@ }
@

```

WeChat: cstutorcs
 Assignment Project Exam Help
 Email: tutorcs@163.com
 QQ: 749389476

<https://tutorcs.com>

程序代写代做 CS编程辅导



```
LDR    R0, =0
LDR    R4, =0

whSum:
CMP     R4, #10
BHS    eWhSum
LDR     R6, [R1], #4
ADD     R0, R0, R6
ADD     R4, R4, #1
B      whSum

eWhSum:

End_Main:
BX     LR
```

```
@ while (count < 10)
@ {
@   num = word[address]; address = address + 4;
@   sum = sum + num;
@   count = count + 1
@ }
@
```

Email: tutorcs@163.com

QQ: 749389476

<https://tutorcs.com>



Trinity College Dublin

Coláiste na Tríonóide, Baile Átha Cliath

The University of Dublin

程序代写代做 CS编程辅导



WeChat: cstutorcs

1.3 – Arrays

Assignment Project Exam Help

CSU11022 – Introduction to Computing II

Email: tutorcs@163.com

QQ: 749389476

<https://tutorcs.com>

Dr Jonathan Dukes / jdukes@scss.tcd.ie

School of Computer Science and Statistics

程序代写代做 CS编程辅导



WeChat: cstutorcs

Single-Dimensional Arrays
Assignment Project Exam Help

Email: tutorcs@163.com

QQ: 749389476

<https://tutorcs.com>

Nothing new here ... you have already been using arrays!

Array – an ordered collection of homogeneous elements stored sequentially in memory

e.g. integers, ASCII characters

“Homogeneous elements”? (for us, at least with respect to size)

“Dimension” number of elements in array

程序代写代做 CS编程辅导




WeChat: cstutorcs

Assignment Project Exam Help

Email: tutorcs@163.com

QQ: 749389476

https://tutorcs.com



Step 1: translate array index into byte offset from start address of array in memory

$$\text{<byte offset>} = \text{<index>} \times \text{<elem size>}$$

Step 2: add byte offset to array base address to access element

$$\text{<address>} = \text{<array start address>} + \text{<byte offset>}$$

Example: retrieve the 4th element (index 3) of an array of words stored in memory beginning at the address in R4

Efficient implementation of random access using **Scaled Register Offset** addressing mode:

```
LDR    R5, =3                @ index = 3 (4th element)
LDR    R6, [R4, R5, LSL #2]  @ elem = word[arr + (index * 4)]
```



```
LDR    R0, =0
LDR    R4, =0

whSum:
CMP     R4, #10
BHS     eWhSum
LDR     R6, [R1, R4, LSL #2]
ADD     R0, R0, R6
ADD     R4, R4, #1
B       whSum

eWhSum:

End_Main:
BX      LR
```

程序代写代做CS编程辅导



while (index < 10)

num = array[index]

@ sum = sum + num

@ index = index + 1

@ }

@

WeChat: cstutorcs

Assignment Project Exam Help

Email: tutorcs@163.com

Déjà Vu? The pseudo-code comments have changed to use array syntax but the program is identical to our version of Sum with scaled register offset

QQ: 749389476

<https://tutorcs.com>

The register offset is our array index, which is scaled by the size of a single array element to give us the memory address offset for the element we want

程序代写代做 CS编程辅导



You're ready to attempt Assignment 1 which
will be released at the start of next week

WeChat: cstutorcs

Assignment Project Exam Help

Before attempting Assignment 1, you should
complete the "Bubblesort" exercise

QQ: 749389476

<https://tutorcs.com>



Trinity College Dublin

Coláiste na Tríonóide, Baile Átha Cliath

The University of Dublin

程序代写代做 CS编程辅导



WeChat: cstutorcs

1.4 – Arrays

(Assignment Project Exam Help)

CSU11022 – Introduction to Computing II

Email: tutorcs@163.com

QQ: 749389476

<https://tutorcs.com>

Dr Jonathan Dukes / jdukes@scss.tcd.ie

School of Computer Science and Statistics

程序代写代做 CS编程辅导



WeChat: cstutorcs

Multi-Dimensional Arrays
Assignment Project Exam Help

Email: tutorcs@163.com

QQ: 749389476

<https://tutorcs.com>

Arrays can have more than one dimension

e.g. a two-dimensional array is analogous to a table containing elements arranged in rows and columns

Stored in memory by mapping the 2D array into 1D memory, e.g.


WeChat: cstutorcs

Assignment Project Exam Help

Email: tutorcs@163.com

QQ: 749389476

<https://tutorcs.com>



Row-major order: 2D array is stored in memory by storing each **row** contiguously in memory

Column-major order: 2D array is stored in memory by storing each **column** contiguously in memory (Rare – **row-major** is the assumed norm)




WeChat: cstutorcs

Assignment Project Exam Help

Email: tutorcs@163.com

QQ: 749389476

<https://tutorcs.com>



2D array declared in memory

程序代写代做 CS编程辅导

testMatrix:

.word	6	3	8	2	5	2	0	7	2	8	w	0
.word	0	7	2	8	5	4	6	0	0	0	w	1
.word	0	0	7	4	2	9	5	0	0	0	w	2
.word	0	0	0	2	9	5	0	0	0	0	@ row 3	
.word	0	0	0	0	5	8	4	6	0	0	@ row 4	
.word	0	0	0	0	0	3	0	0	0	0	@ row 5	

WeChat: cstutorcs

Assignment Project Exam Help

... or equivalently ... but not very clearly ... or recommended ...

Email: tutorcs@163.com

testMatrix:

.word	6	3	8	2	5	2	0	7	2	8
.word	5	7	0	0	7	4	6	0	0	0
.word	0	2	9	5	0	0	0	0	5	8
.word	0	0	0	0	0	3	0	0	0	0

QQ: 749389476

<https://tutorcs.com>

程序代写代做 CS编程辅导

Step 1: translate 2D array index into 1D array index

$\text{<index>} \times \text{<row_size>} + \text{<col>}$



Step 2: translate 1D array index into byte offset from start address of array in memory

WeChat: cstutorcs

$\text{<byte_offset>} = \text{<index>} \times \text{<elem_size>}$

Assignment Project Exam Help

Step 3: add byte offset to array base address to access element

Email: tutorcs@163.com

$\text{<address>} = \text{<array_base_address>} + \text{<byte_offset>}$

QQ: 749389476

<https://tutorcs.com>

Example: retrieve the element at the 4th row and 3rd column of a 2D array of words with 6 rows and 8 columns – **array[3][2]**

Step 1 is new

Steps 2 & 3 are the same as those for a 1-D array ...

... because our 2-D array is just a different interpretation of a 1-D array!

2D Array Access Example

37

Example: retrieve the element at the 4th row and 3rd column of a 2D array of words – **array[3][2]**

The array starts in memory address in R4. The number of rows is in R5 and the number of columns is in R6.



WeChat: cstutorcs

; looking for array[3][2] (4th row, 3rd column)

LDR r1, =3

@ row = 3

LDR r2, =2

@ col = 2

; <byte offset> = ((row * <row_size>) + col) * <elem_size>

MUL r7, r1, r6

; index = row * row_size

ADD r7, r7, r2

; index = index + col

LDR r0, [r4, r7, LSL #2]

; elem = word[array + (index * elem_size)]

Assignment Project Exam Help

Email: tutorcs@163.com

QQ: 749389476

<https://tutorcs.com>

An upper triangular matrix is a square matrix in which all entries below the main diagonal (top-left to bottom right) are zero. Design and write an ARM Assembly Language program to determine if a matrix stored in memory is an Upper Triangular matrix.

程序代写代做CS编程辅导



WeChat: cstutorcs

Assume the matrix is stored in memory at the address in R1 and the number of rows and columns is stored in R2 (it's a square matrix!).

Assignment Project Exam Help

Email: tutorcs@163.com

QQ: 749389476

Store 1 in R0 if it is Upper Triangular and 0 in R0 if it is not.

<https://tutorcs.com>

1	2	3	4
0	5	6	7
0	0	8	9
0	0	0	10

```
result = TRUE;
for (r = 1; r < N; r++)
{
    for (c = 0; c < r; c++)
    {
        elem = matrix[r][c];
        if (elem != 0)
        {
            result = FALSE;
        }
    }
}
```


程序代写代做 CS编程辅导



My slides on the next slide.

Before looking at it, you should **practice writing the ARM Assembly Language Program yourself.**

WeChat: cstutorcs

Assignment Project Exam Help

You can submit your solution to tutorcs@163.com or submitty.scss.tcd.ie for practice.

QQ: 749389476

<https://tutorcs.com>

程序代写代做 CS编程辅导

② WeChat: cstutorcs

@ Assignment Project Exam Help

`@if (elem != 0)`
`@for ($i = 0; $i < $elem; $i++)`
Email: tutorcs@163.com

@QQ: 749389476

@https://tutorcs.com

程序代写代做 CS编程辅导



e.g. a 3D array of size $DZ \times DY \times DX$

In general, the index of element $a[z][y][x]$ is:

WeChat: cstutorcs
index = $((z \times DY \times DX) + (y \times DX) + x)$

Assignment Project Exam Help
e.g. a 4D array of size $DW \times DZ \times DY \times DX$

Email: tutorcs@163.com
In general, the index of element $a[w][z][y][x]$ is:

QQ: 749389476
index = $((w \times DZ \times DY \times DX) + (z \times DY \times DX) + (y \times DX) + x)$

<https://tutorcs.com>