

WeChat: cstutorcs

### 5.1 (Binary) Assignment-Project Exam Help

CSU11021 – Introduction to Computing II: tutorcs@163.com

QQ: 749389476

https://tutorcs.com

Dr Jonathan Dukes | jdukes@tcd.ie School of Computer Science and Statistics

### Decimal numeral system

We are most familiar with the decimal numeral system 辅导

10 symbols: **0**, **1**, **2**, **3**, **4**, **5**, **6**, **7**, **8**, **9** 

What happens if I want to repart to repart to repart to number of apples?

Counting the apples ... 1, 2, 3, 4, 5, ( Yell ( ) 've run out of digits!

... but, if we write down a digit represent the count of 10s of apples

... followed by another digit representing the count of single (unit) apples

... then we can express the number of a signant 16 Project Exam Help

This method of expressing a Fameil: ktytowcasea 1603 sitomal"

because the position of a digit corresponds polygon for the overall quantity (number of 1000s of apples, number of 100s of apples, number of 100s of apples and number of single apples)

with the rightmost digit (the least significant digit) Corres conding to 10° (=1)

the next rightmost digit corresponding to 10<sup>1</sup>, then 10<sup>2</sup>, then 10<sup>3</sup> etc.





















Binary is another positional numeral system。 在序代与代做 CS编程辅导

2 symbols: **0**, **1** 

What happens if we want to remark the same number of apples in binary?

Counting the apples ... 0, 1 ... we've

... but, if we write down a digit represent the count of 2s of apples

... followed by another digit representing the attine of t

... we can count up to 11 apples

Assignment Project Exam Help

Email: tutorcs@163.com

... so we need another digit, this time representing the count of 4s of apples (4=2<sup>2</sup>)

... now we can represent 111 apples

Still not enough digits!

22:749389476

https://tutorcs.com


If we follow the same pattern with one more digit, we can represent the number of apples as  $\mathbf{1100}$  or  $(1 \times 2^3) + (1 \times 2^2) + (0 \times 2^1) + (0 \times 2^0)$ 

### Bin确序代写代做 CS编辑毓Mal equivalent

0	0	0	0		6
0	0	0	0		11 +
0	0	0	1	Owechat: dstutorcs	17
Assignment Project Exam Help					
0	0	0	1	Email: tutorcs@163.com	22
0	0	0		Q 749389476	11 +
0	0	1	0	https://tutorcs.com 0 0 1	33

What happens if we run out of digits? 程序代写代做 CS编程辅导

Adding two numbers each stored in 1 byte (8 bits) may produce a 9-bit result



Added  $156_{10} + 167_{10}$  and expected to get  $7329_{13}89476$ 

8-bit result was 010000112 or 671https://tutorcs.com


Largest number we can represent in 8-bits is 255

The "missing" or "left-over" 1 is called a *carry* (or *carry-out*)



8-bits just for illustration here. Our ARM processor has 32-bit registers and performs 32-bit arithmetic so we get a carryout if our result requires 33 bits. Some instructions can **optionally** update the Condition Code Flags to provide information ab subjects sult of the execution of the instruction

e.g. whether the result of an the contract of an the contract of the contract



N - Nttps://etutorcs.com\_ - Zero V – oVerflow C – Carry The Condition Code Flags (N-Z-C-V) can be **ptiquelly** updated to reflect the result of an instruction


S-bit in a machine code in the condition Code Flags in the updated, based on the result

e.g. want to update Condition Code Flags during an ADD instruction

WeChat: cstutorcs

Condition Code Flags only updated if (machine code) S-bit (bit 20) is 1

Assignment Project Exam Help



In assembly language, we cause the Condition Code Flags to be updated by appending "S" to the instruction mnemonic (e.g. ADDS, SUBS, MOVS)

# 程序代写稅,做009编輯等 LDR R1, =0x70000000

R0, R0, R1

stop



stop

ADDS causes the Condition Code Flaguitores to be updated Assignment Project 1

REMEMBER: 32-bit arithmetic!!

Expected result?


Does the result fit in 32-bits?

Will the carry flag be set?

Examine by running the program ...

Email: tutorcs@163.

QQ: 749389476



CMP (CoMPare) instruction performs a subtraction without storing the result of the subtraction

**Condition Code Flags** 



Processor remembers the Processor remembers and Processor remembers at the Pro

Allows us to determine equality (=) or inequality  $(< \le \ge >)$ 

Don't care about absolute value of resultat: cstutorcs

(i.e. don't care **by how much** x is greater than y, only whether it is or not.)

Assignment Project Exam Help

**CMP** always sets the Condition Code Flags (so no need for **CMPS**)

Email: tutorcs@163.com

```
@ subtract 0 from R2, ignoring result but @ updatchig7th9389ft765
CMP
                 @ if the result was zero then branch to EndWh
BEQ
        EndWh
                 @ otherwise//timesultowns not zero) then keep
                  @ going (with sequential instruction path)
```

EndWh:

BEQ - Branch if Equal (or more precisely branch if the Zero flag is set)



WeChat: cstutorcs

### 5.2 Negative Assignment Project Exam Helomplement

CSU11021 – Introduction to Competing II: tutorcs@163.com

QQ: 749389476

https://tutorcs.com

Dr Jonathan Dukes | jdukes@tcd.ie School of Computer Science and Statistics

What does the binary value stored in memory at address 0xA0000138 rep


#### Interpretation!

How can we represent signed values, and he gative values such as -17<sub>10</sub> in particular in memory Exam Help

How can we tell whether any igive to value in 3.com memory represents an unsigned value, a signed value, an ASCII character or something else?

https://tutorcs.com

(we can't **tell** ... as programmers we have to **know**)







Represent signed values in Ethairlangeo (cs201-116)3.c(str201-1)]

Two representations of zero 40744389476

Would need special way to the fide signed and hence (i.e. a separate circuit)

Remember: interpretation! (is it -8 or 2,147,483,656?)



Can represent 16 values 磷棉纸的做 CS编程辅导

number system ( $2^4 = 16$ )

Ignoring carries from 4-billing addition gives us modulo-16 arith (Fig. 1) and (Fig. 2).

$$(15 + 1) \mod 16 = 0$$

and 
$$-1 + 1 = 0$$

$$(14 + 2) \mod 16 = 0$$

and 
$$-2 + 2 = 0$$

$$(14 + 4) \mod 16 = 2$$


and 
$$-2 + 4 = 2$$

WeChat: cstutorcs

Assignment Project Exam Help

Email: tutorcs@163.com

QQ: 749389476





Again, 8-bit values for

illustration only here! In

practice, we'll be working

with 32-bit values

### 2's Complement Examples

Represent -9710 using 2's co解除四對代做 CS编程辅导

 $97_{10} = 01100001_2$ 

Inverting gives 10011110<sub>2</sub>

Adding 1 gives 10011111<sub>2</sub>



Interpreted as a 2's complement signed integer WeChat: cstutorcs

 $10011111_2 = -97_{10}$ 

Assignment Project Exam Help

Interpreted as an unsigned integer

Email: tutorcs@163.com

 $1001\ 1111_2 = 159_{10}$ 

QQ: 749389476


 $(159 + 97) \mod 256 = 0$ 

https://tutorcs.com

Correct interpretation is the responsibility of the programmer, not the CPU

CPU does not "know" whether a value  $100111111_2$  in R0 is  $-97_{10}$  or  $159_{10}$ 

Adding 01100001<sub>2</sub> (+97<sub>10</sub>) and 10011111<sub>2</sub>(-97<sub>10</sub>) 编程第代的编辑等



Ignoring the carry bit gives us the correct results by Exam Help

Email: tutorcs@163.com

Changing sign of 1001 1111<sub>2</sub> QQ; 749389476

Invert bits and add 1 again <a href="https://tutorcs.com">https://tutorcs.com</a>

Inverting gives 01100000<sub>2</sub>

Adding 1 gives 01100001<sub>2</sub> (+97<sub>10</sub>)

Write an Assembly Language program to change the sign of the value stored in R0

and adding 1



Sign of a 2's Complement viriliable changed by inverting the value (bits)

```
LDR
MVN
       r0, r0
       r0, r0, #1
ADD
```

```
ro, =7 We Chate estutores le test value)
              ; value = NOT value (invert bits)
           Assignment Project Exam Help
```


Email: tutorcs@163.com

ARM Instruction Set provides a single instruction for this purpose : 749389476


```
r0, =7
LDR
NEG
        r0, r0
```

```
https://tutorcs.com
; value = 7 (simple test value)
      value = -value
```


$$A - B$$



Assignment Project Exam Help A + TwosComplement(B)




$$A - B$$



Assignment Project Exam Help A + TwosComplement(B)

#### Email: tutorcs@163.com





WeChat: cstutorcs

5.3 oVerflow

Assignment Project Exam Help

CSU11021 – Introduction to Computing 11: tutorcs@163.com

QQ: 749389476

https://tutorcs.com

Dr Jonathan Dukes | jdukes@tcd.ie School of Computer Science and Statistics

Result is 10001110<sub>2</sub> (142<sub>1</sub>) ochatacotutores

If we were interpreting the two added values and the result as **signed integers**, we got an incorrectine sultaires @ 163.com

We added two +ve numbers and obtained as yet result

With 8-bits, the highest +ve integer we can represent is +127 https://tutorcs.com

 $10001110_2 (-114_{10})$ 

The result is outside the range of the signed number system

If the result of an addition of the signed number system, then an overflow has occurred

The processor sets the object ondition Code Flag after performing an arithmetic operation to indicate whether an overflow has occurred WeChat: cstutorcs

#### Assignment Project Exam Help



Carry and oVerflow flags always set by the processor regardless of <u>our</u> signed or unsigned interpose of stored values

Processor does not "kno our interpretation is

e.g. we could interpret the binary value 100011110, as either 142<sub>10</sub> (unsigned) or -114<sub>10</sub> (signed)

(we could also interpret it as the sole non-Aroline to low blue) elp

The C and V flags are set by the processor and it is our responsibility to choose:

QQ: 749389476

whether to interpret C or V (arthur interpreting the values as unsigned or signed?)

how to interpret C or V

#### Addition rule (r = a + b)程序代写代做 CS编程辅导

$$V = 1$$

$$B(a) = MSB(b) \text{ and}$$

$$B(r) \neq MSB(a)$$

i.e. oVerflow accurs for addition if the operands have the same sign and the result has a different sign

Subtraction rule (r = a – b)

Assignment Project Exam Help

Email: tutorcs@163.com

i.e. oVerflow occurs for subtraction if the operands have different signs and the sign of the result is different from the sign of the first operand

WeChat: cstutorcs

Signed interpretation: (+112) + (-80) = +32

Assignment Project Exam Help

Unsigned interpretation: 112 + 176 = 288 163.com

If we were interpreting the values as 8-bit unsigned values, C = 1 tells us that the result was too large to fit in 8-bits

Signed: (-80) + (-80) = -16 WeChat: cstutorcs

Unsigned: 176 + 176 = 35 Assignment Project Exam Help

By examining the V flag (V=1), we know that if were interpreting the values as signed integers the results of the range of the signed number system

https://tutorcs.com

If we were interpreting the values as 8-bit unsigned values, C = 1 tells us that the result was too large to fit in 8-bits



Many instructions can option the condition Code Flags (N, Z, V, and C) to reflect certain properties of the result of an operation we chat: cstutores

Append "S" to instruction in assembly language (e.g. ADDS)

Set S-bit in machine code instruction

Assignment Project Exam Help Remember: Processor updates NZVC regardless

of our interpretation of

N flag set to 1 if result is Negative (i.e. if MSB is 1)63.com

**Z** flag is set to 1 if result is **Z**ero (i.e. all bits are 0)

C flag set if Carry occurs (addition) or borrow does not occur (subtraction)

V flag set if oVerflow occurs for addition or subtraction

values as signed or

unsigned



WeChat: cstutorcs

## 5.4 Condition Assignment Project Examillelles

CSU11021 – Introduction to Competing II: tutorcs@163.com

QQ: 749389476

https://tutorcs.com

Dr Jonathan Dukes | jdukes@tcd.ie School of Computer Science and Statistics

R0, =0×C0000LDR LDR R0, R0, R1 **ADDS** 



WeChat: cstutorcs

Is the Carry flag set?

Assignment Project Exam Help

Is the oVerflow flag set? Email: tutorcs@163.com

Is the Zero flag set?

QQ: 749389476

Is the Negative flag set?

R0, =0xC00000 R1, =0x400000 LDR LDR R0, R0, R1 **ADDS** 



WeChat: cstutorcs

Is the Carry flag set?

Assignment Project Exam Help

Is the oVerflow flag set? Email: tutorcs@163.com

Is the Zero flag set?

QQ: 749389476

Is the Negative flag set?



WeChat: cstutorcs

Is the Carry flag set?

Is the oVerflow flag set?

Is the Negative flag set?

Assignment Project Exam Help

Email: tutorcs@163.com

QQ: 749389476

LDR R0, =0xC0000 LDR R1, =0x30000 ADD R0, R0, R1



WeChat: cstutorcs

Assignment Project Exam Help

Is the Carry flag set?

Email: tutorcs@163.com

QQ: 749389476