

# Register File

Top-level Schematic (做CS编程辅导)



library

```
use IEEE_P1164.ALL;  
use IEEE_P1164_ARITH.ALL;  
use IEEE_P1164_UNSIGNED.ALL;
```

entity decoder\_2to4 is

Port (A0 : in std\_logic;

A1 : in std\_logic;

Q0 : out std\_logic;

Q1 : out std\_logic;

Q2 : out std\_logic;

Q3 : out std\_logic);

end decoder\_2to4;

architecture Behavioral of decoder\_2to4 is

begin

Q0<= ((not A0) and (not A1)) after 5 ns;

Q1<= (A0 and (not A1)) after 5 ns;

Q2<= ((not A0) and A1) after 5 ns;

Q3<= (A0 and A1) after 5 ns;

end Behavioral;

# Register File

Top-level Schematic (Schematic)



library

```
use IEEE.STD_LOGIC_1164.ALL;  
use IEEE.STD_LOGIC_ARITH.ALL;  
use IEEE.STD_LOGIC_UNSIGNED.ALL;
```

WeChat: cstutorcs

entity mux2\_4bit is

```
port ( In0 : in std_logic_vector(3 downto 0);
```

Assignment Project Exam Help

```
In1 : in std_logic_vector(3 downto 0);  
s : in std_logic;
```

```
Z : out std_logic_vector(3 downto 0);
```

```
end mux2_4bit;
```

Email: tutorcsc@163.com

```
architecture Behavioral of mux2_4bit is  
begin
```

QQ: 749389476

```
Z <= In0 after 5 ns when S='0' else
```

https://tutorcs.com

```
In1 after 5 ns when S='1' else  
"0000" after 5 ns;
```

```
end Behavioral;
```

# Register File

Top-level Schematic (Schematic)



library

```
use IEEE.STD_LOGIC_1164.ALL;  
use IEEE.STD_LOGIC_ARITH.ALL;  
use IEEE.STD_LOGIC_UNSIGNED.ALL;
```

entity mux4\_4bit is

Port ( In0, In1, In2, In3 : in std\_logic\_vector(3 downto 0);

S0, S1 : in std\_logic;

Z : out std\_logic\_vector(3 downto 0));

end mux4\_4bit;

architecture Behavioral of mux4\_4bit is

begin

```
Z <= In0 after 5 ns when S0='0' and S1='0' else  
      In1 after 5 ns when S0='1' and S1='0' else  
      In2 after 5 ns when S0='0' and S1='1' else  
      In3 after 5 ns when S0='1' and S1='1' else  
      "0000" after 5 ns;
```

end Behavioral;

WeChat: cstutorcs

Assignment Project Exam Help

Email: tutorcs@163.com

QQ: 749389476

<https://tutorcs.com>

# Register File

Top Level Schematic (CS 编程辅导 X)



library

use IEEE

use IEEE

use IEEE



std\_logic\_1164.ALL;

std\_logic\_arith.ALL;

std\_logic\_unsigned.ALL;

entity reg4 is

port (D : in std\_logic\_vector(3 downto 0);

load, Clk : in std\_logic;

Q : out std\_logic\_vector(3 downto 0));

end reg4;

architecture Behavioral of reg4 is

begin

process(Clk)

begin

if (rising\_edge(Clk)) then

if load='1' then

Q <= D after 5 ns;

end if;

end if;

end process;

end Behavioral;

WeChat: cstutorcs

Assignment Project Exam Help

Email: [tutorcs@163.com](mailto:tutorcs@163.com)

QQ: 749389476

<https://tutorcs.com>

# Register File

程序级代码做CS编程辅导



WeChat: cstutorcs

Assignment Project Exam Help

Email: tutorcs@163.com

QQ: 749389476

<https://tutorcs.com>

# Register File

Top程序代写代做andCS编程辅导



library

use IEEE.STD\_LOGIC\_1164.ALL;

use IEEE.STD\_LOGIC\_ARITH.ALL;

use IEEE.STD\_LOGIC\_UNSIGNED.ALL;

WeChat: cstutorcs

entity register\_file is

Port ( src\_s0 : in std\_logic;

Assignment Project Exam Help

Email: tutores@163.com

Clk : in std\_logic;

data\_src : in std\_logic;

data : in std\_logic\_vector(3 downto 0);

reg0 : out std\_logic\_vector(3 downto 0);

reg1 : out std\_logic\_vector(3 downto 0);

reg2 : out std\_logic\_vector(3 downto 0);

reg3 : out std\_logic\_vector(3 downto 0);

end register\_file;



# Register File

Top 程序代写HDL做CS编程辅导 reg4)



arch behavioral of register\_file is

-- component

WeChat Register for register file

COMPONENT reg4

Assignment Project Exam Help

D : IN std\_logic\_vector(3 downto 0);

Email: tutorcs@163.com;

Clk : IN std\_logic;

QQ: 749389476  
Q : OUT std\_logic\_vector(3 downto 0);

END COMPONENT;

<https://tutorcs.com>;

# Register File

Top-level 程序代码 (代码做 CS 编程辅导) decoder\_2to4/ mux2\_4bit)



Decoder

2 to 4 line multiplexer

A0 : IN std\_logic;

A1 : IN std\_logic;

Q0 : OUT std\_logic;

Q1 : OUT std\_logic;

Q2 : OUT std\_logic;

Q3 : OUT std\_logic;

);

END COMPONENT;

Email: [tutorcs@163.com](mailto:tutorcs@163.com)

-- 2 to 1 line multiplexer

QQ 749389476

<https://tutorcs.com>

In0 : IN std\_logic\_vector(3 downto 0);

In1 : IN std\_logic\_vector(3 downto 0);

s : IN std\_logic;

Z : OUT std\_logic\_vector(3 downto 0)

);

END COMPONENT;



# Register File

Top-level 程序代码写(代做CS编程辅导) decoder\_2to4/ mux2\_4bit)



Decoder

2 to 4 line multiplexer

A0 : IN std\_logic;

A1 : IN std\_logic;

Q0 : OUT std\_logic;

Q1 : OUT std\_logic;

Q2 : OUT std\_logic;

Q3 : OUT std\_logic;

);

END COMPONENT;

Email: [tutorcs@163.com](mailto:tutorcs@163.com)

-- 2 to 1 line multiplexer

QQ 749389476

2 to 4 line multiplexer

<https://tutorcs.com>

In0 : IN std\_logic\_vector(3 downto 0);

In1 : IN std\_logic\_vector(3 downto 0);

s : IN std\_logic;

Z : OUT std\_logic\_vector(3 downto 0)

);

END COMPONENT;

# Register File

Top-level 程序代码做CS编程辅导 (4bit)



line multiplexer  
mux4\_4bit  
PORT(  
END COMPONENT;

WeChat: tutorcs

Assignment Project Exam Help

Email: tutorcs@163.com

QQ: 749389476

-- signals

signal load\_reg0, load\_reg1, load\_reg2, load\_reg3 : std\_logic;

signal reg0\_q, reg1\_q, reg2\_q, reg3\_q,

data\_src\_mux\_out, src\_reg : std\_logic\_vector(3 downto 0);

# Register File

Top-level HDL code (做CS编程) 辅导



maps ;-)

-- register 0

WeChat: [tutorcs](#)  
Assignment Project Exam Help

Email: [tutorcs@163.com](mailto:tutorcs@163.com)

-- register 1

QQ: [749389476](#)  
<https://tutorcs.com>

);

# CS2022

## Register File

Top程序代写代做CS编程辅导



WeChat: cstutorcs

Assignment Project Exam Help

Email: tutors@163.com

QQ: 749389476

<https://tutorcs.com>

```
-- register 2
reg2: reg4 PORT MAP(
  D => data_src_mux_out,
  load => load_reg2,
  Clk => Clk,
  Q => reg2_q
);

-- register 3
reg3: reg4 PORT MAP(
  D => data_src_mux_out,
  load => load_reg3,
  Clk => Clk,
  Q => reg3_q
);

-- Destination register decoder
des_decoder_2to4.decoder_2to4 PORT MAP(
  A0 => des_A0,
  A1 => des_A1,
  Q0 => load_reg0,
  Q1 => load_reg1,
  Q2 => load_reg2,
  Q3 => load_reg3
);
```

# Register File

Top-level 程序代码做CS编程辅导



Tutor CS

Data source multiplexer

\_mux2\_4bit: mux2\_4bit PORT MAP(  
In0 => data,  
In1 => src\_reg,  
s => data\_src,  
Z => data\_src\_mux\_out

WeChat: cstutorcs

-- 4 to 1 source register multiplexer

Inst mux4\_4bit: mux4\_4bit PORT MAP(  
In0 => reg0\_q,  
In1 => reg1\_q,  
In2 => reg2\_q,  
In3 => reg3\_q,  
S0 => src\_s0,  
S1 => src\_s1,  
Z => src\_reg

Email: tutores@163.com

QQ: 749389476

<https://tutorcs.com>

reg0 <= reg0\_q;  
reg1 <= reg1\_q;  
reg2 <= reg2\_q;  
reg3 <= reg3\_q;

end Behavioral;

# Register File

Top程序代写代做CS编程辅导



src\_s0 reg0(3:0)

src\_s1

des\_A0

des\_A1

Clk

data\_src

data(3:0)

reg0(3:0)

reg1(3:0)

reg2(3:0)

reg3(3:0)

WeChat: cstutorcs

Assignment Project Exam Help

Email: [tutorcs@163.com](mailto:tutorcs@163.com)

QQ: 749389476

<https://tutorcs.com>