

# Concurrent Signal Assignment Statements (CSAs)

程序代写代做 CS编程辅导



► Digital systems operate with concurrent signals

► Signals are assigned values at a specific point in time.

WeChat: cstutorcs

► VHDL uses **signal assignment** statements

Assignment Project Exam Help

Email: [tutorcs@163.com](mailto:tutorcs@163.com)

► Specify value and time

► Multiple **signal assignment** statements are executed concurrently

QQ: 749380476

<https://tutorcs.com>

► Concurrent Signal Assignment Statements (CSAs)

# Half-Adder CSA

程序代写代做 CS编程辅导



► VHDL mustify:

► Events

► Delays

► Concurrency

WeChat: cstutorcs

Assignment Project Exam Help

Email: [tutores@163.com](mailto:tutores@163.com)

architecture concurrent\_behavior of half\_adder is  
begin

sum <= (x xor y) after 5 ns;

carry <= (x and y) after 5 ns;

end concurrent\_behavior;

QQ: 749389476

<https://tutorcs.com>

# CSA Statements

程序代写代做 CS编程辅导



► concurrent\_

Or

► Name of architecture that defines the half\_adder entity.

► **signal assignment** statements

WeChat: cstutorcs

► **sum** <= (x xor y) after 5 ns;

Assignment; Project Exam Help

► **carry** <= (x and y) after 5 ns;

Email: tutorcs@163.com

► Signal assignment operator <=

QQ: 749389476

► Describes how output signals depend on input signals

► An output signal changes if an input signal has changed.

<https://tutorcs.com>

# Half Adder Operation

程序代写代做 CS编程辅导

Event




WeChat: cstutorcs

Assignment Project Exam Help

Email: tutorcs@163.com

QQ: 749389476

<https://tutorcs.com>



# after Keyword

程序代写代做 CS编程辅导



► Signal propagation delay for the XOR and AND gates must be taken into account.

► Both gates require 5 ns propagation delay

► **signal assignment** statements define this through the **after** Keyword.

WeChat: cstutorcs  
Assignment Project Exam Help

► This keyword specifies when the output signal is set to the result of an evaluation after an input signal transition (event).

Email: [tutorcs@163.com](mailto:tutorcs@163.com)

QQ: 749389476

► The textual order of the assignment statement has no influence on the timing.

<https://tutorcs.com>

# library and use clauses

程序代写代做 CS编程辅导



```
library IEEE;  
use IEEE.STD_LOGIC_1164.ALL;
```

```
entity 2BA4 is
```

WeChat: cstutorcs

...

Assignment Project Exam Help

Email: [tutorcs@163.com](mailto:tutorcs@163.com)

QQ: 749389476

<https://tutorcs.com>

- ▶ A library contains design entities that be used
- ▶ The **library** IEEE clause defines the IEEE library.
- ▶ The library may contain packages.
- ▶ The above example specifies through the **use** clause the IEEE.STD\_LOGIC\_1164.**ALL** packages.
- ▶ This package is required for **std\_logic** type declaration.

# Full-Adder VHDL

程序代写代做 CS编程辅导



```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
```

```
entity full_adder is
    Port (in1, in2, c_in: in std_ulogic;
          sum, c_out: out std_ulogic);
end full_adder;
```

```
architecture dataflow of full_adder is
    signal s1,s2,s3: std_ulogic;
    constant gate_delay: time := 5 ns;
```

```
begin
    s1 <= (in1 xor in2) after gate_delay;
    s2 <= (c_in and s1) after gate_delay;
    s3 <= (in1 and in2) after gate_delay;
    sum <= (s1 xor c_in) after gate_delay;
    c_out <= (s2 or s3) after gate_delay;
end dataflow;
```

Assignment Project Exam Help

Email: [tutorcs@163.com](mailto:tutorcs@163.com)

QQ: 749389476

<https://tutorcs.com>



# Full-Adder Schematic

程序代写代做 CS编程辅导



s1

s2

WeChat: cstutorcs

Assignment Project Exam Help

Email: tutorcs@163.com

QQ: 749389476

<https://tutorcs.com>

s3

Full-adder



# Architecture Declaration

程序代写代做 CS编程辅导



library

use IEEE\_P1164.ALL;

entity full\_adder is

Port (in1, in2, c\_in: in std\_ulogic;  
sum, c\_out: out std\_ulogic);

end full\_adder;

architecture dataflow of full\_adder is

signal s1, s2, s3: std\_ulogic;

constant gate\_delay: Time := 5ns;

begin

s1 <= (in1 xor in2) after gate\_delay;

s2 <= (c\_in and s1) after gate\_delay;

s3 <= (in1 and in2) after gate\_delay;

sum <= (s1 xor c\_in) after gate\_delay;

c\_out <= (s2 or s3) after gate\_delay;

end dataflow;

WeChat: cstutorcs

Assignment Project Exam Help

Email: [tutorcs@163.com](mailto:tutorcs@163.com)

QQ: 749389476

<https://tutorcs.com>

# Architecture Body

程序代写代做 CS编程辅导



```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
```

```
entity full_adder is
    Port (in1, in2, c_in: in std_ulogic;
          sum, c_out: out std_ulogic);
end full_adder;
```

Assignment Project Exam Help

```
architecture dataflow of full_adder is
    signal s1, s2, s3: std_ulogic;
    constant gate_delay: Time := 5ns;
    begin
```

```
    s1 <= (in1 xor in2) after gate_delay;
    s2 <= (c_in and s1) after gate_delay;
    s3 <= (in1 and in2) after gate_delay;
    sum <= (s1 xor c_in) after gate_delay;
    c_out <= (s2 or s3) after gate_delay;
end dataflow;
```

QQ: 749389476

[tutorcs@163.com](mailto:tutorcs@163.com)

<https://tutorcs.com>

# The Full-Adder Model

程序代写代做 CS编程辅导



- ▶ The full-adder shows the signal transitions at gate-level
- ▶ The model has three internal signals
- ▶ These signals are not ports to the entity
- ▶ The internal signals are declared in the architectural declaration
- ▶ The Boolean equations define how each signal is derived as function of:
  - ▶ Other signals
  - ▶ Propagation delay

WeChat: cstutorcs

Assignment Project Exam Help

Email: [tutorcs@163.com](mailto:tutorcs@163.com)

QQ: 749389476

<https://tutorcs.com>

- ▶ **Constant** can be used to declare a constant of a particular type.

In this case **Time**

# Signals

程序代写代做 CS编程辅导

Signals are not

- History of value
- Waveform



signal s1: [WeChat: cs\\_tutorcs](https://tutorcs.com)

Assignment Project Exam Help

Email: [tutorcs@163.com](mailto:tutorcs@163.com)

QQ: 749389476

<https://tutorcs.com>

Signals may use the assignment symbol := followed by an expression

- The value of the expression will be initial value of the signal
- If no initialisation is provided the signal receives a default value
- VHDL signal types:
  - Integer, real, bit\_vector...

# Signals and Time

程序代写代做 CS编程辅导

- ▶ A concurrent assignment statement (CSA)

```
sum <= (x xor y) after 5 ns;
```

- ▶ In a more general form:

- ▶ signal <= value expression after time expression;

- ▶ In the example,

- ▶ if  $x$  or  $y$  change its value, the  $sum$  will be assigned the result of the  $(x \text{ xor } y)$  evaluation after 5ns.

- ▶ The Time-value pair represents the future value of the signal.

- ▶ Also called transaction.

# Multiple Signal Transactions

程序代写代做 CS编程辅导



► It is possible to specify the following:

```
s1 <= (x xor y) after 10 ns, (x or y) after 10 ns, (not x) after 10 ns;
```

WeChat: cstutorcs

► After one of the signals changed all three waveform elements will be evaluated and scheduled according to their after specification.

Assignment Project Exam Help

Email: [tutorcs@163.com](mailto:tutorcs@163.com)

► The simulation keeps an ordered list of all transactions scheduled for a particular signal.

QQ: 749389476

► The scheduled transactions are also known as:

<https://tutorcs.com>

► Projected output waveform.

# Waveform Specification

程序代写代做 CS编程辅导

The following waveform:



It generate the following

**WeChat: cstutorcs**  
`s2 <= '0', '1' after 10 ns, '0' after 20 ns, '1' after 40 ns;`

**Assignment Project Exam Help**

**Email: tutorcs@163.com**

**s2**

**QQ: 749389476**

**https://tutorcs.com**



# Resolved Signals

程序代写代做 CS编程辅导



- ▶ In a physical circuit a wire (signal) has a driver.
- ▶ This driver determines the waveform.
- ▶ Up to now every signal had one driver only
- ▶ But real systems have shared signals:
  - ▶ Buses
  - ▶ Wired logic
- ▶ VHDL determines the value of the signal with multiple drivers through a resolution function.

WeChat: cstutorcs

Assignment Project Exam Help

Email: [tutorcs@163.com](mailto:tutorcs@163.com)

QQ: 749389476

<https://tutorcs.com>

# Resolved Type Declaration

程序代写代做 CS编程辅导



- ▶ A shared signal can be declared as a resolved type.
- ▶ The previous examples used unresolved types:

```
std_uloic_vector (7 downto 0);  
std_uloic;
```

Assignment Project Exam Help

Email: [tutorcs@163.com](mailto:tutorcs@163.com)

- ▶ The following declaration will make these signal types resolved:

QQ: 749389476

```
std_logic_vector (7 downto 0);  
std_logic;
```

<https://tutorcs.com>