Basic Goraputers Are Milecture



- Datapath
- Control unit
- WeChat: cstutorcs
 ▶ It is designed to implement a particular instruction set.
- The individual instructions are the engine entry and the mathematician's communications are the mathematician and the mathematician are the mathematician are
 - ightharpoonup z=f(x,y)

QQ: 749389476

https://tutorcs.com x,y


OPCODE DESTINATION OPERANDS

Opcode代 **Bestination** — Operands



- Selects the function Wechat: cstutorcs
- DESTINATION
 Assignment Project Exam Help
 - ► Is nearly always a datapath register Email: tutorcs@163.com
- ► OPERANDS QQ: 749389476
 - Usually come from datapath register https://tutorcs.com

Instruction、写实的at编译编mples







- ►Where Dドデジオへ SB point to processor registers in the datapath
- Assignment Project Exam Help
 But Operand is itself an immediate
 Email: tutorcs@163.com


operand

QQ: 749389476

https://tutorcs.com

Data and科内st氧化物内等 神神 Memory

Memory contents	Decimal Other specified opcode fields	Operation
0000101 001 010 011	eChat. cstutorcsDR:1, SA:2 SB:3	R1 ← R2 – R3
0100000 000 100 🐴	signment Project Exam Help	M [R4] ← R5
1000010 010 111	nail: tutores@163.com ate)	R2 ← R7 + 3
E	zero)	If R6 = 0, PC ← PC - 20
nti	tps://tutorcs.com	
	0000101 001 010 011 0100000 000 100 141 1000010 010 111 011	0000101 001 010 We Chat. Cstutorcs DR:1, SA:2 SB:3 0100000 000 100 Assignment Projects Exam Help 1000010 010 111 Email: tutorcs@163.com ate) 1100011 101 110 100 96 (Branch on AD: 44 SA:6



Mentory Medule tentity]



```
library IEEE;
use IEEE.STD_LOGIC_ARITH.ALL;
entity memory; son the H19909d for Example persons
Port (address: in unsigned std_logic_vector(31 downto 0);
    write_data1.in_ittor_coe_vector(31 downto 0);
    MemWrite, MemRead: in std_logic;
    read_pata74033604776c_vector(31 downto 0));
end memory;


https://tutorcs.com
```

Memory Medule [and hitecture]

```
architec
                          of memory is
                       significant 9 bit of the address - array(0 to 512)
                        Ly(0 to 7) of std_logic_vector(31 downto 0);
begin
mem_process (plagges (address write_data)
-- initialize data memory, X denotes hexadecimal number
variable data_mem : mem_array := (
x"000000005x20000000f", RrajectoE, xabooHedp
X"00000000", X"00000000", X"000000000",X"000000000");
variable addrint pertutores@163.com begin -- the following type conversion function is in std_logic_arith
addr:=conv_integer(address(2 downto 0)); if MemWkite(31' 749389476
data_mem(addr):= write_data;
elsif MemRead='.1/ then read_data <= data_mem(addr) after 10 ns;
end if.
end process;
end Behavioral;
```

A Single-cycle Hardwirect Control Unit

- We briefly colling a system with the simplest possible control unit.
- ► The control unit: cstutorcs
 - ► Maps each **OPCODE to Brojogle Catapath** pperation.
- Instructions and fetched from and instruction QQ: 749389476
- This is what all present systems with separate instruction and data code do.







Jump occurs

► Instruction Bit13=0

Conditional Branch occurs

►Bit11, Bit10 Emil : BHtorcs@163.com

Select the Status 1918 89476

	BC	Stat	tus Bi
	000	С	
	001	N	
Exa	o10 m,He	lp V	
CO1	100 m 101	_ Cր ፣	
001	2011110	V	

https://tutorcs.com






- ▶ PL=1
 - Jump or Branch, loading the PC WeChat: cstutorcs
- ▶ PL=0
 - ▶ PC is increment Project Exam Help
- ► PL=1 ∧ **J. Bra0**: tutorcs@163.com
 - ▶ Jump QQ: 749389476
- ► PL=1 ∧ JB=1 https://tutorcs.com
 - ► Conditional branch

Truth代写的使cBa程序—BIT13

The follow: Tations classification helps with legister lementation of the instruction decoder weChat: cstutorcs

Unconditional Jump



Single-Cycle Computer 程序代写代数 CS编程辅导 Instruction Example


Operation code	Symbolic name	Format	Tutor cs 1	Function	МВ	MD	RW	MW	PL	JB
1000010	ADI	Immediate	Add immediate	$R[DR] \leftarrow R[SA] + zf I(2:0)$	1	0	1	0	0	0
0110000	LD	Register	operand content into	CStukoros M[R[SA]]	0	1	1	0	0	1
0100000	ST	Register	register Assignment content in	nt Project Exam H	elp	1	0	1	0	0
0011000	SL	Register	Email: tute	orca@163.com	0	0	1	0	0	1
0001110	NOT	Register	Complement	$89476^{R[DR]\leftarrow \overline{R[SA]}}$	0	0	1	0	0	0
1100000	BRZ	Jump/Branch	If $R[SA] = 0$, bran	nch If R[SA] =	1	0	0	0	1	0
	av	.4. 1 138	https://tuto	$0,PC \leftarrow PC + \text{se}AD$, $OCSPOND 0,PC \leftarrow PC + 1$	40 1 1					




- ▶ A single-(回复) A single-(回复)
 - implement:
 - more complex addressing modes
 - Compositesfunctions Project Exam Help


- ► E.g. Multiplication
 Email: tutorcs@163.com

 ► A single-cycle control unit has long worst case delay path 389476
 - Slow clothes://tutorcs.com



Multiple-Cycle Microprogrammed Computer





Control Word Information for Datapath Example, our project is different!

27	26	25	24	23	22	21	20	1	7 (*	6	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	NΑ					Tutor CS		P	P	T D	T A	T B	МВ			FS			M	R W	M M	M W

TD	TA	ТВ	МВ		eChat:	cstu	itorc	SRW	MM	MW	2
Select	Select	Select	Select		Function		Select	Function	Select	Function	Code
R[DR]	R[SA]	<i>R</i> [SB]	Register	0 A	ssignm	entoo	Proje	ct Exam	Help	No write (NW)	0
R 8	R 8	R8	Constant	1	F = A + 1 F = A + B	00001 00010 1 tonc 00100 00101	Data In S @ 1	Write (WR) 63.com	PC	Write (WR)	1
				ht	$F = \overline{A} $ $F = \overline{A}$ $F = B$ $F = \operatorname{sr} B$ $F = \operatorname{sl} B$	01010 01110 01110 10000 10100 11000	s.con	n			