

程序代写代做 CS编程辅导



► Synthesis creates a digital circuit that implements the behavior captured in the VHDL description

WeChat: cstutorcs

► VHDL is also the bases for a simulation.

Assignment Project Exam Help

► Characteristics of digital systems:

Email: tutorcs@163.com

► Structural

► Behavioral

QQ: 749389476

► Physical

<https://tutorcs.com>

Event, Propagation Delays and Concurrency

程序代写代做CS编程辅导



WeChat: cstutorcs

Assignment Project Exam Help

Email: tutorcs@163.com

QQ: 749389476

<https://tutorcs.com>

Event

Concurrency

Propagation delay

Signals

程序代写代做 CS编程辅导



- ▶ May be 0, 1
- ▶ Equivalent to wires in digital circuits
- ▶ May be assigned values
- ▶ Signals are associated with time values
- ▶ Sequences of values determine the waveform
- ▶ Signal type depends on the level of abstraction
- ▶ At gate level through wires (or, and, xor...)
- ▶ At module level through integer (ALU...)

WeChat: cstutorcs

Assignment Project Exam Help

Email: tutorcs@163.com

QQ: 749389476

<https://tutorcs.com>

Shared Signals

程序代写代做 CS编程辅导



► Hardware description languages must be expressive enough to describe signal that may be driven by one or more sources.

► Bus

WeChat: cstutorcs

Assignment Project Exam Help

Email: tutorcs@163.com

QQ: 749389476

<https://tutorcs.com>

Design Entity

程序代写代做 CS编程辅导



Design entity could be:

▶ Board

▶ Chip

▶ Gate

▶ Transistor

▶ This design component behavior must be:

▶ Described

▶ Simulated

WeChat: cstutorcs

Assignment Project Exam Help

Email: tutorcs@163.com

QQ: 749389476

<https://tutorcs.com>

Design Entity -Gate Level Example

程序代写代做 CS编程辅导



▶ Half-Adder

▶ Input signal

▶ Output signals: sum carry

WeChat: cstutorcs

Assignment Project Exam Help

Email: tutorcs@163.com

QQ: 749389476

<https://tutorcs.com>

Half-adder



Design Entity - Description

程序代写代做 CS编程辅导

▶ Input s

▶ Output

▶ Behavior

WeChat: cstutorcs

▶ Truth table

Assignment Project Exam Help

▶ Boolean equation

Email: tutorcs@163.com

▶ Wires between gates

QQ: 749389476

▶ Two components in the design-entity description:

<https://tutorcs.com>

▶ The interface

▶ Internal behavior

Entity Declaration

程序代写代做 CS编程辅导



Interface design entities through

Entity Declaration

Blue = Keywords

WeChat: cstutorcs

Design Entity Name

Assignment Project Exam Help

entity half_adder is

Port (x : in bit;

QQ: 749389476

y : in bit;

sum : out bit;

carry : out bit);

end half_adder;

Port = input & output

Declaration Details

程序代写代做 CS编程辅导



► **Blue bold type** are VHDL reserved keywords (entity, port, ...)

► VHDL is not case sensitive

► Half-adder = HALF-ADDER

► Ports define the input and output of the design entity

► **Ports are signals** that enable communication between the design entity and other entities.

► Port signals must declare their types.

WeChat: cstutorcs

Assignment Project Exam Help

Email: tutorcs@163.com

QQ: 749389476

<https://tutorcs.com>

Port Declaration

程序代写代做 CS编程辅导



► Signal types used in the VHDL language

► **bit**

► Represents a single-bit signal

WeChat: cstutorcs

► **bit_vector**

► Represents a vector of signal of type **bit**

Assignment Project Exam Help

Email: tutorcs@163.com

► Bit and bit_vector are only two out of several other VHDL data types

QQ: 749389476

<https://tutorcs.com>

IEEE 1164 Signals Values

程序代写代做 CS编程辅导

IEEE 1164 standard defines nine-value signals:



U
X
0
1
Z
W
L
H
-

Uninitialised
WeChat: cstutorcs
Forcing Unknown
Forcing 0
Assignment Project Exam Help
Forcing 1
Email: tutorcs@163.com
High Impedance
Weak Unknown
QQ: 749389476
Weak 0
<https://tutorcs.com>
Weak 1
Don't Care

Library IEEE

程序代写代做 CS编程辅导



The following declarations are required to make the previous declaration IEEE compliant.

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity half_adder is
    Port (
        x : in std_logic;
        y : in std_logic;
        sum : out std_logic;
        carry : out std_logic);
end half_adder;
```

WeChat: cstutorcs
Email: tutores@163.com
QQ: 749389476
<https://tutores.com>

Signal Mode

程序代写代做 CS编程辅导



Port declaration distinguishes between:

▶ **in** - input signal

▶ **out** - output signal

▶ **inout** - bidirectional signal

WeChat: cstutorcs

Assignment Project Exam Help

Email: tutorcs@163.com

QQ: 749389476

Signal mode

<https://tutorcs.com>

entity half_adder **is**

Port (x : **in** std_logic;

4 to 1 Multiplexer

程序代写代做 CS编程辅导

This example uses `std_logic_vector(7 downto 0);`



```
library IEEE;  
use IEEE.STD_LOGIC_1164.ALL;
```

WeChat: cstutorcs

Bit vector

```
entity mux is  
  Port ( I0 : in std_logic_vector(7 downto 0);  
        I1 : in std_logic_vector(7 downto 0);  
        I2 : in std_logic_vector(7 downto 0);  
        I3 : in std_logic_vector(7 downto 0);  
        Sel : in std_logic_vector(1 downto 0);  
        Z : out std_logic_vector(7 downto 0));  
end mux;
```

Assignment Project Exam Help

Email: tutorcs@163.com

QQ: 749389476

<https://tutorcs.com>

std_logic_vector(7 downto 0)

程序代写代做 CS编程辅导



entity m1

Port (I0 : in std_logic_vector(7 downto 0);

WeChat: cstutorcs

Assignment Project Exam Help

► This example refers to 8 bits long input vector.

Email: tutorcs@163.com

QQ: 749389476

► bit 7 - most significant bit

<https://tutorcs.com>

► bit 0 - least significant bit

Entity's Internal Behavior

程序代写代做 CS编程辅导



```
library IEEE;  
use IEEE.STD
```

```
1164.ALL;
```

```
entity half_adder is
```

```
Port ( x : in std_logic;
```

```
       y : in std_logic;
```

```
       sum : out std_logic;
```

```
       carry : out std_logic);
```

```
end half_adder;
```

```
architecture Behavioral of half_adder is
```

```
-- declaration
```

```
begin
```

```
-- description of behavior
```

```
end Behavioral;
```

VHDL describes
the internal
behavior in the
architecture
construct.

QQ: 749389476

<https://tutorcs.com>

Email: tutorcs@163.com

Architecture

程序代写代做 CS编程辅导



library IEEE;

use IEEE.STD_LOGIC_1164.ALL;

entity half_adder is

Port (x ,y: in std_logic;

sum: out std_logic;

end half_adder;

architecture concurrent_behavior of half_adder is

begin

sum <= (x xor y) after 5 ns;

carry <= (x and y) after 5 ns;

end concurrent_behavior;

Email: tutorcs@163.com

QQ: 749389476

<https://tutorcs.com>