

# CSA vs. Conditional Signal Assignment

程序代写代做 CS编程辅导



► Concurrent Signal Assignment Statements are suitable for coding gate-level circuits.

► Models for higher level abstraction are difficult to express with Concurrent Signal Assignment Statements.

WeChat: cstutorcs

Assignment Project Exam Help

► Higher level abstraction models are required for multiplexors, decoders

Email: tutorcs@163.com

QQ: 749389476

► VHDL provides Conditional Signal Assignment statements for these situations.

<https://tutorcs.com>

# 4 to 1 - 8bit Multiplexor

程序代写代做 CS编程辅导



library  
use IEEE  
entity

use IEEE.STD\_LOGIC\_1164.ALL;

Port (in0, in1, in2, in3: in std\_logic\_vector (7 downto 0);

sel0, sel1: in std\_logic;

z: out std\_logic\_vector (7 downto 0));

end mux4;

architecture behavioural of mux4 is  
begin

z <= in0 after 5ns when sel0 = '0' and sel1 = '0' else  
in1 after 5ns when sel0 = '0' and sel1 = '1' else  
in2 after 5ns when sel0 = '1' and sel1 = '0' else  
in3 after 5ns when sel0 = '1' and sel1 = '1' else

"00000000" after 5ns;

end behavioural;

Email: [tutorcs@163.com](mailto:tutorcs@163.com)

QQ: 749389476

<https://tutorcs.com>

# Conditional Signal Assignment

程序代写代做 CS编程辅导



- ▶ In the 4to1 - Multiplexor example:
- ▶ If S1 or S2 conditions are met, the concurrent assignment statement is executed.
- ▶ All four conditions may be checked.
- ▶ The order is relevant.
- ▶ The evaluation takes place in the order that they appear.
- ▶ The first true condition determines the output.
- ▶ The order should reflect the physical implementation.

WeChat: cstutorcs

Assignment Project Exam Help

Email: [tutorcs@163.com](mailto:tutorcs@163.com)

QQ: 749389476

<https://tutorcs.com>

# Waveform (4 to 1 - 8bit Multiplexor)

程序代写代做 CS编程辅导




WeChat: cstutorcs

Assignment Project Exam Help

Email: [tutorcs@163.com](mailto:tutorcs@163.com)

QQ: 749389476

<https://tutorcs.com>



# 4 to 2 - Priority Encoder

程序代写代做 CS编程辅导



library

use IEEE.STD\_LOGIC\_1164.ALL;

use IEEE.STD\_LOGIC\_ARITH.ALL;

use IEEE.STD\_LOGIC\_UNSIGNED.ALL;

entity four\_to\_two\_priority is

Port ( S0, S1, S2, S3 : in std\_logic;

Z : out std\_logic; -- (1 output)  
end four\_to\_two\_priority;

architecture Behavioral of four\_to\_two\_priority is  
begin

Z <= "00" after 5 ns when S0='1' else  
"01" after 5 ns when S1='1' else  
"10" after 5 ns when S2='1' else  
"11" after 5 ns when S3='1' else  
"00" after 5 ns;

end Behavioral;

WeChat: cstutorcs

Assignment Project Exam Help

Email: [tutorcs@163.com](mailto:tutorcs@163.com)

QQ: 749389476

<https://tutorcs.com>

# Conditional Signal Assignment

程序代写代做 CS编程辅导



▶ The order in statement in important.

Conditional signal assignment  
2- Priority Encoder example is

WeChat: cstutorcs

▶ Note in the example:

Assignment Project Exam Help

▶ The last statement set the output to zero.

▶ This is necessary because the select signals can have values other than '1' and '0'.


QQ: 749389476

▶ This is the case because the select signals are declared as `std_logic` and <https://tutorcs.com>



# Waveform (4 to 2 -Priority Encoder)

程序代写代做 CS编程辅导



WeChat: estutores

Assignment Project Exam Help

Email: tutorcs@163.com

QQ: 749389476

<https://tutorcs.com>

# Unaffected

程序代写代做 CS编程辅导



library

use IEEE.STD\_LOGIC\_1164.ALL;

use IEEE.STD\_LOGIC\_ARITH.ALL;

use IEEE.STD\_LOGIC\_UNSIGNED.ALL;

WeChat: cstutorcs

entity four\_to\_two\_priority is

Port ( S0, S1, S2, S3 : in std\_logic;

Z : out std\_logic);

Assignment Project Exam Help

end four\_to\_two\_priority;

Email: tutorcs@163.com

architecture Behavioral of four\_to\_two\_priority is

begin

QQ: 749389476

Z <= "00" after 5 ns when S0='1' else

"01" after 5 ns when S1='1' else

unaffected when S2='1' else

"11" after 5 ns when S3='1' else


"00" after 5 ns;

end Behavioral;



# Waveform (Unaffected)

程序代写代做 CS编程辅导



WeChat: estutores

Assignment Project Exam Help

Email: tutorcs@163.com

QQ: 749389476

<https://tutorcs.com>

# Selected

## Signal Assignment Statement

程序代写代做CS编程辅导



- ▶ Signal value is determined by the select expression
- ▶ In this example read from a register file with eight registers (reg0...reg7)

- ▶ Read only register file with to read ports

WeChat: cstutorcs

Assignment Project Exam Help

Email: tutores@163.com

QQ: 749389476

https://tutores.com

%000	\$12345678	reg0
%001	\$ABCDEF00	reg1
%010	\$12345678	reg2
%011	\$ABCDEF00	reg3
%100	\$12345678	reg4
%101	\$ABCDEF00	reg5
%110	\$12345678	reg6
%111	\$ABCDEF00	reg7

# SSA Statement Example

程序代写代做 CS编程辅导



```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity reg_file is
    Port (
        addr1 : in std_logic_vector(2 downto 0);
        reg_out_1 : out std_logic_vector(31 downto 0));
end reg_file;

architecture Behavioral of reg_file is
    signal reg0, reg2, reg4, reg6 : std_logic_vector(31 downto 0) := x"12345678";
    signal reg1, reg3, reg5, reg7 : std_logic_vector(31 downto 0) := x"abcdef00";
begin
    with addr1 select
        reg_out_1 <= reg0 after 5 ns when "000",
        reg1 after 5 ns when "001",
        reg2 after 5 ns when "010",
        reg3 after 5 ns when "011",
        reg3 after 5 ns when others;
    with addr2 (1 downto 0) select
        reg_out_2 <= reg0 after 5 ns when "00",
        reg1 after 5 ns when "01",
        reg2 after 5 ns when "10",
        reg3 after 5 ns when "11",
        reg3 after 5 ns when others;
end Behavioral;
```

WeChat: cstutorcs

Assignment Project Exam Help


Email: [tutors@163.com](mailto:tutors@163.com)

QQ: 749389476

<https://tutors.com>

# Waveform (Select)

程序代写代做 CS编程辅导



WeChat: tutores

Assignment Project Exam Help

Email: tutores@163.com

QQ: 749389476

<https://tutores.com>

# Selected Signal Assignment

程序代写代做 CS编程辅导



► Similar to **case** statement in conventional languages.

► Choices are not evaluated in sequence.

WeChat: cstutorcs

► Only one must be true.

Assignment Project Exam Help

► The statement must cover all possible combinations.

Email: tutorcs@163.com

► The **others** clause must be used in situation where not all possible combinations are covered by the select statement.

QQ: 749389476

<https://tutorcs.com>



# reg3 after 5 ns when others;

程序代写代做 CS编程辅导



► In the second statement operates on a subset of the address range (1 downto 0).

► The when others clause is still required because addr2 is declared as std\_logic\_vector and can therefore take 9 values.

► unaffected is may also be used in this type of statement.

Assignment Project Exam Help

Email: tutorcs@163.com

QQ: 749389476

```
with addr2(1 downto 0) select
reg_out_2 <= reg0 after 5 ns when "00",
reg1 after 5 ns when "01",
reg2 after 5 ns when "10",
reg3 after 5 ns when "11",
reg3 after 5 ns when others;
end Behavioral;
```

<https://tutorcs.com>