

Integrated Computer Science Programme
Year 2 VeChat: CStutorcS

Michaelmas Term 2022

## Assignment Project Exam Help

Email: tutorcs@163.com

31. August 2022 at 14.00 - 19.00  $\frac{19.00}{100}$ :  $\frac{749389476}{100}$  5-hour take-home exa

**Prof. Michael Manzke** 

https://tutorcs.com

Answer Question 1 and 2. Please confirm in you answer that this is your own work and that you have not collaborated with other students.

Students who are registered with Disability Services and who are entitled to extra time in examinations will be granted 10 additional minutes per hour (i.e. a 50 minutes period in which to complete the 5-hour take home exam).

Figure 1 depicts the processor we designed. You will need this diagram for all the questions.





Figure 1 Processor block diagram



QQ: 749389476

https://tutorcs.com

Figure 3 provides you with the binary code for all the operations of the **Function Unit** (see Figure 1). You need this information to program the **micro-code** in the **Control Memory** (see Figure 1). 程序代写代做 CS编程辅导

	MF Select		H Select	Micro-operation	
00000			00	F = A	
00001		7,4613	00	F = A + 1	
00010	950		00	F = A + B	
00011	2,47.7	Tutor CS	00	F = A + B + 1	
00100	<u>।स्व</u>	4444	01	$F = A + \bar{B}$	
00101		13 P M 1	01	$F = A + \tilde{B} + 1$	
00110	0	0110	01	F = A - 1	
00111	0	0111	01	F = A	
01000	WA	(1000+·	coffrit	OFCS A A B	
01010	dv C	Chat.	CSIGUR	$F \cong A \vee B$	
01100	0	1100	10	$F = A \oplus B$	
01110	0	. 1110	10	$F = \bar{A}$	TT 1
10000	ASS	12mm	enteri	oject Exa	ım Help
10100	1	0100	01	F = srB	1
11000	1	1000	10	F = slB	

Figure 3

QQ: 749389476

									3																				1 0	9	8	7	6	5	4	3	2	1	0
	Next Address										N	ИS	M	I	P	P	T	T	T	M		FS			M	R	M	M	R	R	R	R	F						
Next Address										'	VIC	$\mathbf{C}$	L	Ι	L	D	A	В	В		_	,		D	W	M	W	V	C	N	Z	L							

Figure 4

1. Question, please provide an algorithmic state machine chart for the implementation of the following machine code instructions; Italian provide micro-code at the correct memory location in the Control Memory and machine-code in the Control Memory M.

IMPORTAN he last digit of your student number (ID). The microcode for the he last digit of your student number (ID). The microcode for the he last digit of your student number (ID). Your 1st microcode (Stant Address) of your 1st instruction is determined by the last two digits of your student number (ID) e.g. ID 263357(25) = ??? ???? = 001 1001. Table 1 provides the correct micro-code order for the last digit of your student number (ID) e.g. ID 2633572(5) = IMC, ADI, NOT, ADD, ST, and LD. The micro-code for the IF (Instruction Fetch) and the EXO can be placed anywhere in the control memory.

## For the exam Assignment Project Exam Help

1<sup>st</sup> 0 0000 0000 0001 1001 (INC micro-code)

2nd 0 0000 0000 ppg 12gil saturitiones @ 163.com

3<sup>rd</sup> 0 0000 0000 0001 1011 (NOT micro-code)

4th 0 0000 0000 0001 1100 (ADD micro-code)

5th 0 0000 0000 110/ (\$1 1/10) 000 00 / / O

6<sup>th</sup> 0 0000 0000 0001 1110 (LD micro-code)

You must produce a proportion of the IF (Instruction Fetch) and the EXO.

ID	Start Address	1 <sup>st</sup>	2 <sup>nd</sup>	3 <sup>rd</sup>	4 <sup>th</sup>	5 <sup>th</sup>	6 <sup>th</sup>
0	0 0000 0000 0??? ????	LD	NOT	INC	ST	ADD	ADI
1	0 0000 0000 0??? ????	ADD	ST	NOT	ADI	INC	LD
2	0 0000 0000 0??? ????	ADD	ST	ADI	NOT	LD	INC
3	0 0000 0000 0??? ????	LD	NOT	ADI	ADD	INC	ST
4	0 0000 0000 0??? ????	ST	INC	LD	NOT	ADD	ADI
5	0 0000 0000 0??? ????	INC	ADI	NOT	ADD	ST	LD
6	0 0000 0000 0??? ????	INC	NOT	LD	ADI	ADD	ST
7	0 0000 0000 0??? ????	NOT	ST	ADI	LD	ADD	INC
8	0 0000 0000 0??? ????	ADD	ADI	INC	ST	LD	NOT
9	0 0000 0000 0??? ????	ST	INC	ADD	LD	ADI	NOT

Table 1

Please see below for the correct layout of your answer. Your answer must provide microcode for the Control hat implements y to algorithm the tracking chart. The micro-code should have the following format for every memory address in the Control Memory that implements a provide micro-code should have the following format for every memory address in the Control Memory that implements a provide micro-code should have the following format for every memory address in the Control Memory that implements a provide micro-code should have the following format for every memory address in the Control Memory that implements a provide micro-code should have the following format for every memory address in the Control Memory that implements a provide micro-code should have the following format for every memory address in the Control Memory that implements a provide micro-code should have the following format for every memory address in the Control Memory that implements a provide micro-code should have the following format for every memory address in the Control Memory that implements a provide micro-code should have the following format for every memory address in the Control Memory that implements are provided micro-code should have the following format for every memory address in the Control Memory that implements a provided micro-code should have the following format for every memory and the code of the code o

- a) Control Memory Address = 0 0000 0000 0001 1001
- b) Binary code for bits 0 to 41
- c) Providing written reasons for factting Gesettling Gesettling Offices or NA, MS, MC, IL, PI, PL, TD, TA, TB, MB, FS, MD, RW, MM, and MW.



- a) Control Memory Educated coot little to CS (@ 163.com
- b) Binary code for bits 0 to 41
- c) Providing writter reasons for selecting these binary values for NA, MS, MC, IL, PI, PL, TD, TA, TB, MB, FS, MB, RW, MM, and MW.

[40 marks]

Your solution must also previde machine-code instructions at the correct memorplocation in the Memory M. The machine-code instructions should have the following format. Also, you should execute the *machine-code instructions* in the following order *ADD*, *INC*, *NOT*, *ADI*, *ST*, and *LD*. Your tructions address (*ADD*) is determined by the last digit of your student number of students and the code instructions address (*ADD*) is determined by the last digit of your student number of the code instructions address (*ADD*) is determined by the last digit of your student number of the code instructions address (*ADD*) is determined by the last digit of your student number of the code instructions address (*ADD*) is determined by the last digit of your student number of the code instructions address (*ADD*) is determined by the last digit of your student number of the code instructions address (*ADD*) is determined by the last digit of your student number of the code instructions address (*ADD*) is determined by the last digit of your student number of the code instructions address (*ADD*) is determined by the last digit of your student number of the code instructions address (*ADD*) is determined by the last digit of your student number of the code instructions address (*ADD*) is determined by the last digit of your student number of the code instructions address (*ADD*) is determined by the last digit of your student number of the code instructions address (*ADD*) is determined by the last digit of your student number of the code instructions address (*ADD*) is determined by the last digit of your student number of the code instructions address (*ADD*) is determined by the last digit of your student number of the code instructions address (*ADD*) is determined by the last digit of your student number of the code instructions address (*ADD*) is determined by the last digit of your student number of the code instructions and your student number of the code instructions and your student number of the code instruct

ADD

- a) Memory M Address/(for the example ID 26335725 = 0000 0000 0000 0101)
- b) Binary code for bits 0 to 31 II.a. CStutOICS
- c) Providing written reasons for selecting these binary values for bits 0 to 31

		A a a i a 10 100 0 10	t Drainat Error	
31	Opcode	Assignmen		п пер

INC

- a) Memory M Address (for the example it Corcs @ 163 ccom)
- b) Binary code for bits 0 to 31
- c) Providing writter reasons for selecting these birlary values for bits 0 to 31
- ... continue for all machine-code instructions (NOT, ADI, ST, and LD)

You should assume the following the six machine code instructions (ADD, INC, NOT, ADI, ST, and LD)

- a) ADD: DR=0 1001, SA=0 1010, SB=0 1011
- b) *INC*: DR=01010, SA=0 0110
- c) *NOT*: DR=0 0111, SA=0 1000
- d) ADI: DR=0 0000, SA=0 0001, zfIR[4:0]=0 0010
- e) **ST**: SA=0 0101, SB=110
- f) LD: DR=0 0011, SA=0 0100

[20 marks]

2. Question, this question builds on Question 1. You must modify your algorithmic state machine chart from Question 1 by incorporating the algorithmic state machine chart shown in Figure (between your Antichet) CS编程辅导

Please provide **micro-code** at the correct memory location in the **Control Memory** and a **machine-co** that the correct memory location in the **Memory M** that will invoke the correct memory location in the **Memory M** that will invoke the correct memory location in the **Memory M** that will invoke the correct memory location in the **Memory M** that will invoke the correct memory location in the **Memory M** that will invoke the correct memory location in the **Memory M** that will invoke the correct memory location in the **Memory M** that will invoke the correct memory location in the **Memory M** that will invoke the correct memory location in the **Memory M** that will invoke the correct memory location in the **Memory M** that will invoke the correct memory location in the **Memory M** that will invoke the correct memory location in the **Memory M** that will invoke the correct memory location in the **Memory M** that will invoke the correct memory location in the **Memory M** that will invoke the correct memory location in the **Memory M** that will invoke the correct memory location in the **Memory M** that will invoke the correct memory location in the **Memory M** that will invoke the correct memory location in the **Memory M** that will invoke the correct memory location in the **Memory M** that will invoke the correct memory location in the **Memory M** that will invoke the correct memory location in the **Memory M** that will be correct memory location in the **Memory M** that will be correct memory location in the **Memory M** that will be correct memory location in the **Memory M** that will be correct memory location in the **Memory M** that will be correct memory location in the **Memory M** that will be correct memory location in the **Memory M** that will be correct memory location in the **Memory M** that will be correct memory location in the **Memory M** that will be correct memory location in the **Memory M** that will be correct memory location in the **Memory M** that will be correct memory location in the **Memory M** that will be correct memory

Memory for hose that implement the LRI instruction (Figure 5)

Please follov for for the micro-code and machine-code instructions.

Please see below Figure 5 for the correct layout of you answer.

IMPORTANT The first micro-code for the LRI instruction (R32<-M[R[SA]]) must be after your last micro-code address from Question 1, e.g. for ID 26335725, the last micro-code address is 6th 0 0000 0000 0001 1110 (LD micro-code). Therefore, a student with this ID must implement the micro-code for R324-MRSAII at the next increasing in the control memory 0 0000 9000 0001 1111. All four operations must be implemented in consecutive memory locations in the control memory.

## Email: tutorcs@163.com





Figure 5

Your answer must provide micro-code for the Control Memory that implements the <u>modified</u>
algorithmic state machine chart. The micro-code should have the following format for
memory addresses in the Control Memory that implements the LRI instruction.



- a) Control Memory Wd Chat: cstutorcs
- b) Binary code for bits 0 to 41
- c) Providing written reasons for selecting these binary values for NA, MS, MC, IL, PI, PL, TD, TA, TB, MB, FS, MARYS INTERPRETATION Project Exam Help

	4	4	3 9	3 8	3 7	6	5	3 4	3	2	1	0	9.	8	7	6	5	4	3	2	1	0	9	8	7	6	5	4	3	2	1	0	9	,				3			
nd						N	e	£	a <b>I</b>	<b>T</b> r	F	1	1.		)	t	U	lt	Ne	<b>)</b> ]	M C		5	I L		) A	7 B	M B	)	3	EŞ	C		R	N M	M W	R V	R C	R N	R Z	F L

**2**<sup>nc</sup>

- a) Control Memory Address
- b) Binary code for bit 0 41 749389476
- c) Providing written reasons for selecting these binary values for NA, MS, MC, IL, PI, PL, TD, TA, TB, MB, FS, MD, RW, MM, and MW.

... continue for all states of your algorithmic state machine.

[35 marks]

0

Your solution must also provide a LRI machine-code instruction at the correct memory location in the Membry W. The machine-code instruction should have the following format.

You should execute this *machine-code instruction* after the *LD* machine-code instruction

10

(1. Question).

31 Opcode

LRI

a) Memory M Adc

Tutor CS

5

- b) Binary code for bits 0 to 31
- c) Providing written reasons for selecting these binary values for bits 0 to 31

You should assume the following values for the *LRI* machine-code instruction:

a) LRI: DR=01110, SA=11011 Assignment Project Exam Help

[5 marks]

Email: tutorcs@163.com

IMPORTANT!: You may provide a band written or electronic solution 1.149389476

https://tutorcs.com