# Final Project - Simple Processor

### **Design Descr**

A processor project, a string and execute.

specified in the form of instructions. In this e given. Your job is to decode these instructions

The followi

Type	Fields (32 bits)						
R-type	opcode/(6)	lhat:	cstut	O1CS	shamt (5)	funct (6)	
I-type	opcode (6)	rs (5)	rt (5)	i	mmediate (16	5)	

Register s(rs) Register t(rt) and Register (rd) represent the address of registers. Since the instruction take 2 bits to Lord the address, in cause we have 82 registers, from r[0] to r[31]. Each register reserve 32 bits to store data, e.g. rs = 5'b00000 means one of operands is "r[0]". rt = 5'b00101 means one of operands is "r[5]", and so on. The register file [31:0] have prendeclare (a) TA in 3P v. DO NOT edit the name of register file, or TA's pattern would catch wrong results.

The following is the required instruction set of this design:

Type	Function	opcode	funct	
	and	$R[\$rd] \leftarrow R[\$rs] \& R[\$rt]$	0x00	0x00
	or 1	$R[$r\phi]_{L} \leftarrow R[$rs] \mid R[$rt]$	0x00	0x01
	add <b>N</b> tt	A Paral Lunguages and the state of the state	0x00	0x02
	sub	R[\$rd] ← R[\$rs] - R[\$rt]	0x00	0x03
R-type	slt	if(R[\$rs] < R[\$rt]) R[\$rd] ← 1 else R[\$rd] ← 0	0x00	0x04
	sll	$R[\$rd] \leftarrow R[\$rs] << shamt$	0x00	0x05
	nor	$R[\$rd] \leftarrow \sim (R[\$rs] \mid R[\$rt])$	0x00	0x06
	andi	R[\$rt] ← R[\$rs] & ZE(imm)	0x01	
	ori	R[\$rt] ← R[\$rs]   ZE(imm)	0x02	
	addi	R[\$rt] ← R[\$rs] + SE(imm)	0x03	
	subi	R[\$rt] ← R[\$rs] - SE(imm)	0x04	
	lw	$R[$rt] \leftarrow Mem(R[$rs] + SE(imm))$	0x05	
I-type	SW	$Mem(R[\$rs] + SE(imm)) \leftarrow R[\$rt]$	0x06	
	beq	if(R[\$rs] == R[\$rt]) PC ← PC + 4 + SE({imm, 00})	0x07	
	bne	if(R[\$rs] != R[\$rt]) PC ← PC + 4 + SE({imm, 00})	0x08	
	lui	R[\$rt] ← {imm, 0x0000}	0x09	

In the above table, SE or ZE mean doing sign extension or zero extension on the number. There will be a 4096 32 to tal ment of in this wifet. The affactors this memory according to the instruction.

The pattern uction memory in this project. You should access pattern with instance at instruction. Be careful of the 4 bytes offset.

#### **Design Input**

■ The followi	llowi					
Input Signal		Width	Description			
clk	PALIERN	<b>***</b> *********************************	Positive edge trigger clock.			
rst_n	PATTERN	1	Asynchronous active-low reset.			
in_valid	METERINA	1. csti	High when inst is valid.			
inst	PATTERN	32	Instruction given be pattern.			
mem_dout	MEM •	32	Data output from memory according			

7D1 C 11 ·4			<b>—</b> 111.			
The following	o are	the	(definit	ions o	it outnu	t stonals
THE TOHOWH	s arc	' LIIC'	CITIII	ions o	1 Outpu	L DIGIE

Output Signal	Connection	Bit Width	Description
out_valid	Email:	tutorc	Patern vill give next Instruction according to inst_addr if out_valid is high.
inst_addr	PATTERN	32200	Next instruction address. (PC)
mem_wen	MEM	1	When WEN is high, you can load data from memory. When WEN is low, you can write data intermemory.
mem_addr	MEM	12   12	Data memory address input.
mem_din	MEM	32	Data memory data input


- 1. Top module name: St (Design File name: Sr.v)
- 2. It is asynchronous and active-low reset. If you use synchronous reset in your design, you may fail to reset sionals.
- 3. The reset sig given only once at the beginning of simulation.
- **gr file r** should be reset after the reset signal is 4. inst\_addr, o asserted.
- 5. The out valid → th for only 1 cycle in non pipeline design.
- 6. **out valid** sh hen **in\_valid** is high for non pipeline design.
- Lithin 10 cycles after in\_valid raised. 7. The out\_val
- the next cycle after **out\_valid** is raised. 8. Next instruct
- 9. Pattern will check the **register file r result** and **inst addr** for each instruction at clock negative edge when out\_valid is high.
- 10. Pattern will chack the firal result of mem. ytorcs
  11. Released and demo pattern will not cause overflow.

### Additional specification in the despite of the Exam Help


- 12. Use the same **instruction.txt** and **mem.txt** file as non-pipeline design.
- 13. Use TESTBED.v, PATTERN.v to test non-pipeline design.
- 14. Use TESTBIBITY RALTHENT ON OST (Gibeling is ign Om
- 15. No need to consider branch prediction. The correct inst\_addr should be given by design after instructions fetched.
- 16. No need to consider data hazards, data dependency or load-use will be separated by at least two instructions to avoid data nuzards in pattern.
- 17. Once **out\_valid** raised, it should be kept high until simulation end.
- 18. Pattern will check the sequence **inst\_addr**.

https://tutorcs.com

#### **Block Diagram**



### Example Waveform Non-pipeline



Time clk rst\_n in\_valid out\_valid inst\_addr[31:0] 12 16 inst[31:0] 01215006 14000F3C 24160014 142103FE 14420CED 1463008A 14840683 mem\_wen mem\_addr[11:0] mem\_dout[31:0] mem\_din[31:0]

# Grading Policy Email: tutorcs@163.com

- Pipelined design: 10%
- Function validity (released pattern): 60% 476
   Function validity (demo pattern): 40% 476
- - Only 20% for 2<sup>nd</sup> demo.

## https://tutorcs.com

#### **Note**

- Please upload "SP\_studentID.v" or "SP\_studentID\_pipeline.v" (for pipelined deisgn) on New e3.
- You can submit both pipeline and non pipeline design, TA will choose the higher grade you submitted.
- 1<sup>st</sup> demo Due Date: **23:59**, **Jan 15**, **2023**. (If you have a late submission by 1 to 7 days, you will only get 80% of the score. We DO NOT accept any late submission after 7 days after the deadline.)
- If the uploaded file violates the naming rule, you will get 5 deduct points on this project.