






~~程序代写代做 CS 编程辅导~~

## Lecture 21



## Interrupts



WeChat: cstutorcs

Assignment Project Exam Help

Email: tutorcs@163.com

QQ: 749389476

<https://tutorcs.com>



# Joke of the Day

~~程序代写代做 CS 编程辅导~~



**Why do programmers always mix up  
Halloween and Christmas?**

WeChat: cstutorcs

**Because Oct 31 = Dec 25**

Assignment Project Exam Help

Email: tutorcs@163.com

$$(31)_8 = (25)_{10}$$

QQ: 749389476

<https://tutorcs.com>



# Quiz 6 Posted – Due Wd April 5



~~程序代写代做 CS 编程辅导~~

ECE 2560 Intro to Microcontroller-Based Systems

Spring 2023



Quiz #6

**Due: Wednesday, April 5 – by 4:10 PM (Before Class)**

**Submission: Media Recording and File Upload to Carmen**

This quiz is individual work. You can consult class materials, you can research algorithms (books, www etc.) but you are not allowed to collaborate with others.

## Assignment Project Exam Help

### Part 1: Coding Task (50 pts)

Your program should start with both LEDs off (i.e., not emitting light), and wait for a push button to be pressed. When either push button is pressed, an interrupt should be triggered on the raising edge. A single interrupt routine serves the interrupts and accomplishes following task:

**QQ: 749389476**

- Pressing S1 toggles the **green LED**
- Pressing S2 toggles the **red LED**

**<https://tutorcs.com>**

Toggling an LED means the following: if the LED is off, it is turned on; alternatively, if the LED is on, it is turned off.

Your program should let you press the buttons as many times as you want, and in any order, and exhibit correct behavior.



# Recap: Active Low Buttons


~~程序代写代做 CS 编程辅导~~

The push buttons S1 and S2 (and reset switch S3) are **active low buttons**

- when the switch is pressed they send a LOW or “0” signal
- when the switch is open they send a HIGH or “1” signal



**PxIN.y** reflects the value of the input signal at pin **Px.y**



**Spoiler:** we will select falling or raising edge to trigger interrupts



# Recap: Configuring the Resistor

~~程序代写代做 CS 编程辅导~~

Active low buttons require a **pullup resistor**




**Pullup or Pulldown Resistor**

**Enable Register: PxREN**

**PxREN.y = 1:** Resistor enabled

WeChat: cstutorcs



Assignment Project Exam Help

**Output Register: PxOUT** Email: [tutorcs@163.com](mailto:tutorcs@163.com)

Bit **PxOUT.y** selects pullup or pulldown at pin **Px.y**

QQ: 749389476

**PxOUT.y = 1:** Pin **Px.y** is pulled up

<https://tutorcs.com>

if the pin is configured as I/O function, **input** direction and the pullup or pulldown resistor are enabled

# Recap: Reading the Input at Pin Px.y



程序代写代做 CS 编程辅导

## Input Register: PxIN

Bit PxIN.y reflects the value of the input signal at pin Px.y



**PxIN.y = 0:** Input at pin Px.y is LOW

**PxIN.y = 1:** Input at pin Px.y is HIGH

WeChat: cstutorcs

Assignment Project Exam Help

How can we read the value? When do we read the value?

Email: tutorcs@163.com

We will use the push buttons to trigger interrupts!!

QQ: 749389476

There are three more port registers to configure for interrupts

- PxIE – Interrupt Enable <https://tutorcs.com>
- PxIES – Interrupt Edge Select
- PxIFG Interrupt Flag



# Configuring Px.y for Output

~~程序代写代做 CS编程辅导~~

Only output we will use are the **red LED** and **green LED**



.0

P9.7

**Step by Step Configuration for output:**

( 0. Select pin functionality: PxSEL0.y = 0 and PxSEL1.y = 0 )      default  
WeChat: cstutorcs

1. Set desired output value:

**Assignment Project Exam Help**

**PxOUT.y = 0** (LED off) or

**Order of configuration**

**PxOUT.y = 1** (LED on)

**Email: tutorcs@163.com**

**matters:** Otherwise, the initial output may be random

**QQ: 749389476**

2. Set direction to output: **PxDIR.y = 1**

<https://tutorcs.com>

3. Clear **LOCKLPM5** – otherwise GPIO is not powered

**bic.w #LOCKLPM5, &PM5CTL0**



# Configuring Px.y for Input

程序代写代做 CS编程辅导

Only input we will use are **Push Button S1** and **Push Button S2**



P1.1

P1.2

## Step by Step Configuration for Push Button:

- ( 0. Select Pin Functionality:  $\text{PxSEL}0.y = 0$  and  $\text{PxSEL}1.y = 0$  ) default
- ( 1. Set direction to input:  $\text{PxDIR.y} = 0$  ) default
2. **Enable resistor:  $\text{PxREN.y} = 1$**  Assignment Project Exam Help
3. **Pullup resistor:  $\text{PxOUT.y} = 1$  (2<sup>nd</sup> Role of PxOUT)**
4. **Select interrupt trigger:  $\text{PxIES.y}$**  Email: tutorcs@163.com
  - $\text{PxIES.y} = 0$  Interrupt triggered on raising-edge
  - $\text{PxIES.y} = 1$  Interrupt triggered on falling-edge
5. **Enable interrupts for pins:  $\text{PxIE.y} = 1$**  <http://Tutorcs.com>
6. **Enable general interrupts in Status Register: `eint`**



# Interrupts

程序代写代做 CS编程辅导

First we had only the **main program**:

PC points to next instruction to be executed

CPU fetches, decodes, executes the instruction

PC proceeds to the next instruction

CPU fetches, decodes, executes the instruction ...

Even with **subroutines** the picture did not change much:

With a subroutine call, the old PC is saved on stack

Assignment Project Exam Help

PC points to next instruction, CPU executes the instruction ...

When the instruction is a return, the old PC is recovered from stack

PC points to next instruction, CPU executes the instruction ...

QQ: 749389476

In many real-life applications, the CPU is idle for most of the time

– e.g., the infinite loop at <https://tutorcs.com>

– better, in a low power mode, **waiting for external input**

**How does the CPU know there is an input? via an interrupt**



# Interrupts

~~程序代写代做 CS 编程辅导~~

**Interrupts** are events that temporarily suspend this cycle of execution:



A peripheral (GPIO, eUSCI, ADC etc.) can raise a **flag** indicating that it needs immediate attention (e.g., push button, incoming data, expired timer etc.)

⇒ **Interrupt Request (IRQ)**

e.g., Push buttons S1 and S2 raise a flag in the **P1IFG** register

**Assignment Project Exam Help**

CPU completes executing the current instruction (up to 5 cycles!)

and starts *servicing* the interrupt by running a **special routine**

⇒ **Interrupt Service Routine (ISR) or Interrupt Handler**

**QQ: 749389476**

Similar to a subroutine but with no external call – *starts running on its own*

<https://tutorcs.com>

MSP430 uses **vectored interrupts** – the address of the ISR that will be run when a certain IRQ is raised is stored in a vector table

⇒ **Interrupt Vector Table (IVT)**



# A Special Interrupt

~~程序代写代做 CS 编程辅导~~

Every program we have written so far had interrupt handling: **RESET**

ISR – initialize stack pointer, PC points to the top of instructions

RESET StopWDT      mov.w #\_\_STACK\_END  
                      mov.w #WDTPW|WDT



Tutor CS  
; Initialize stackpointer  
; Stop watchdog timer

```
; Main loop here  
;
```

```
; Stack Pointer definition  
;  
.global __STACK_END  
.sect .stack
```

```
; Interrupt Vectors  
;
```

Flag → .sect ".reset"  
.short RESET

Corresponding ISR

RESET Vector

<https://tutorcs.com>

We will add more interrupt handlers to this list

WeChat: cstutorcs

Assignment Project Exam Help

Email: tutorcs@163.com

QQ: 749389476



Interrupt Vector Table



# Different Types of Interrupts

~~程序代写代做 CS编程辅导~~

In the MSP430 (and most other MCU too) here are three types of interrupts:

- System Reset
- Non-maskable Interrupt
- Maskable Interrupt



Highest priority to lowest

Interrupts have a **priority system**. When multiple IRQs are issued simultaneously, the CPU executes the ISR for the interrupt with the highest priority

WeChat: cstutorcs

Assignment Project Exam Help

Email: tutorcs@163.com

Check out **Table 6-4. Interrupt Sources, Flags, and Vectors** in the data sheet for MSP430FR6869

QQ: 749389476

<https://www.ti.com/lit/ds/symlink/msp430fr6989.pdf>

<https://tutorcs.com>

Data sheet available on Carmen **slas789d.pdf**



# Interrupts in MSP430FR6989

~~程序代写代做 CS编程辅导~~

Table 6-4. Interrupt Sources, Flags, and Vectors

INTERRUPT SOURCE	INPUT FLAG	SYSTEM INTERRUPT	WORD ADDRESS	PRIORITY
<b>System Reset</b> Power up, Brownout, Supply Supervisor External Reset RST Watchdog time-out (watchdog mode) WDT, FRCTL MPU, CS, PMM password violation FRAM uncorrectable bit error detection MPU segment violation FRAM access time error Software POR, BOR	IFG STIFG IFG UPW, CSPW, PMMPW IFG S1IFG, MPUSEG2IFG, MPUSEG3IFG ACCTEIFG PMMPORIFG, PMMBORIFG (SYSPSTIV) (1) (2)	Reset	0FFEh	Highest
<b>System NMI</b> Vacant memory access JTAG mailbox FRAM bit error detection MPU segment violation	VMAIFG IMBINIFG, IMBOUTIFG CSDIFG, CSDIEG MPUSEGIIFG, MPUSEG1IFG, MPUSEG2IFG, MPUSEG3IFG (SYSSNIV) (1) (3)	(Non)maskable	0FFEC	
<b>User NMI</b> External NMI Oscillator fault	NMIFG NMICFG, NMIDFG (SYSUNIV) (1) (3)	(Non)maskable	0FFF9h	
Comparator_E	Comparator_E interrupt flags (CEV) (1)	Maskable	0FFF8h	
Timer_B_TB0	TB0CCR0.CCIFG	Maskable	0FFF6h	
Timer_B_TB0	TB0CCR1.CCIFG to TB0CCR6.CCIFG, TB0CTL.TBIFG (TB0IV) (1)	Maskable	0FFF4h	
Watchdog timer (interval timer mode)	WDTIFG	Maskable	0FFF2h	
Extended Scan IF	ESIIFG0 to ESIIFG8 (ESIIV) (1)	Maskable	0FFF0h	
eUSCI_A0 receive or transmit	UCA0IFG: UCRXIFG, UCTXIFG (SPI mode) UCA0IFG:UCSTTIFG, UCTXCPTIFG, UCRXIFG, UCTXIFG (UART mode) (UCA0IV) (1)	Maskable	0FFEEh	

WeChat: cstutorcs

Assignment Project Exam Help

Email: tutorcs@163.com

QQ: 749389476

<https://tutorcs.com>



# Interrupts in MSP430FR6989

~~程序代写代做 CS 编程辅导~~

Table 6-4. Interrupt Sources, Flags, and Vectors (continued)

INTERRUPT SOURCE	INT FLAG	SYSTEM INTERRUPT	WORD ADDRESS	PRIORITY
eUSCI_B1 receive or transmit	UC0IFG, UC1IFG, UC2IFG, UC3IFG, UCT0IFG, UCT1IFG, UCT2IFG, UCT3IFG, UCB0IFG, UCB1IFG, UCB2IFG, UCB3IFG, UCSTTIFG, UCTXIFG0, UCRXIFG1, UCTXIFG2, UCRXIFG3, UCBIT9IFG (I <sup>2</sup> C mode) ( <sup>(1)</sup> )	Maskable	0FFE2h	
DMA	DMA0CTL.DMAIFG, DMA1CTL.DMAIFG, DMA2CTL.DMAIFG (DMAIV) <sup>(1)</sup>	Maskable	0FFE0h	
Timer_A TA1	TA1CCR0.CCIFG TA1CTL.TAIFG (TA1IV) <sup>(1)</sup>	Maskable	0FFDEh	
Timer_A TA1	TA1CCR1.CCIFG to TA1CCR2.CCIFG, TA1CTL.TAIFG (TA1IV) <sup>(1)</sup>	Maskable	0FFDCh	
I/O Port P1	P1IFG.0 to P1IFG.7 (P1IV) <sup>(1)</sup>	Maskable	0FFDAh	
Timer_A TA2	TA2CCR0.CCIFG TA2CCR1.CCIFG TA2CTL.TAIFG (TA2IV) <sup>(1)</sup>	Maskable	0FFD8h	
Timer_A TA2	TA2CTL.TAIFG (TA2IV) <sup>(1)</sup>	Maskable	0FFD6h	
I/O Port P2	P2IFG.0 to P2IFG.7 (P2IV) <sup>(1)</sup>	Maskable	0FFD4h	

Port P1 generates maskable interrupts <https://tutorcs.com>

There is a **single interrupt flag register** for all 8 pins of P1: **P1IFG**


There is a **single interrupt vector** for P1  $\Rightarrow$  **Single ISR** serves all interrupts raised by P1.0 ... P1.7

# Revisiting the Status Register SR/R2



~~程序代写代做 CS 编程辅导~~

The Status Register SR plays an important role in interrupt handling



WeChat: cstutorcs  
Management of low power modes  
Assignment Project Exam Help  
General Interrupt Enable

The GIE bit in the status register determines whether maskable interrupts are

- enabled **GIE = 1**

- or disabled **GIE = 0**

QQ: 749389476

Several ways to set/clear this bit – easiest is to use dedicated instructions

**eint** ; enable general interrupts

**dint** ; disable general interrupts




# Interrupt Handling

程序代写代做 CS编程辅导

## What happens when an interrupt flag is raised?

- CPU completes execution of current instruction
- Program Counter **PC** is pushed onto the stack
- Status Register **SR** is pushed onto the stack
- SR is cleared

WeChat: cstutorcs



Assignment Project Exam Help

Email: tutorcs@163.com

Low power modes disabled

Further interrupts disabled

- The highest priority interrupt is selected ...
- ... its **ISR** is identified from the **IVT** ...
- ... address of the **ISR** is loaded into the **PC**
- CPU starts executing the **ISR**

QQ: 749389476



# Interrupt Handling

~~程序代写代做 CS 编程辅导~~

The **Ultimate** Interrupt Handler

ISR version of the **Ultimate Machine**

```
;-----  
; Main loop here  
;  
;  
; Need to configure SREG for interrupts here  
  
Inf_loop: jmp Inf_loop  
;  
;  
; Interrupt Service Routines  
;  
P1_ISR:    ← Label of ISR  
    clr.b  &P1IFG  
    reti    ; Clear all interrupt flags  
          ; return from interrupt  
;  
;  
; Interrupt Vectors  
;  
    .sect  ".reset"  
    .short RESET  
    .sect  ".int37"  
    .short P1_ISR  ← Label of ISR
```

WeChat: cstutorcs

Assignment Project Exam Help

Email: tutorcs@163.com

QQ: 749389476

<https://tutorcs.com>

ISR – similar to a subroutine  
reti instead of ret  
no call from main


the ISR will be called from the IVT



# The Ultimate Machine

~~程序代写代做 CS 编程辅导~~

A machine that does nothing – absolutely nothing – except switch itself off



Do you know this  
gentleman?

WeChat: cstutorcs

Assignment Project Exam Help

Email: tutorcs@163.com

QQ: 749389476

<https://tutorcs.com>





# Interrupt Handling

程序代写代做 CS 编程辅导

## CPU starts executing the ISR

- Unlike a subroutine, an ISR does not have input or output
- It can change global variables
- If the ISR is using the stack, it has to clean up the stack before `reti`
- Many interrupts are multi-sourced – e.g., both S1 and S2 trigger a flag in P1IFG and are served by the same ISR
- The ISR has to figure out which pin is implicated in the interrupt and perform the corresponding task
- The ISR must clear the interrupt flag it has served – otherwise, interrupt flags are not cleared and there will be a continuous interrupt cycle

QQ: 749389476

## Return from interrupt: `reti`

<https://tutorcs.com>

- Restores the Status Register from stack
- Restores the Program Counter from stack



# Populating the IVT

程序代写代做 CS编程辅导

slas789d.pdf

Table 6-4. Interrupt Sources, Flags, and Vectors (continued)

INTERRUPT SOURCE	SET FLAG	SYSTEM INTERRUPT	WORD ADDRESS	PRIORITY
eUSCI_B1 receive or transmit)	UC0IFG, UC1IFG, UC2IFG, UC3IFG, UC4IFG, UC5IFG, UC6IFG, UC7IFG, UC8IFG, UC9IFG (I <sup>2</sup> C mode) (UCB1IV) <sup>(1)</sup>	Maskable	0FFE2h	
DMA	DMA0CTL.DMAIFG, DMA1CTL.DMAIFG, DMA2CTL.DMAIFG (DMAV) <sup>(1)</sup>	Maskable	0FFE0h	
Timer_A TA1	TA1CCR0.CCIFG	Maskable	0FFDEh	
Timer_A TA1	TA1CCR1.CCIFG to TA1CCR2.CCIFG, TA1OTL.TAIFG (TATIV) <sup>(1)</sup>	Maskable	0FFDCh	
I/O Port P1	P1IFG.0 to P1IFG.7 (P1IV) <sup>(1)</sup>	Maskable	0FFDAh	
Timer_A TA2	TA2CCR0.CCIPF	Maskable	0FFD8h	

For a port P1 interrupt, the word address for interrupt vector is 0xFFDA

When P1 raises an interrupt flag, execution will switch to the label that is given in this address

<https://tutorcs.com>

We need to write the label of the ISR that serves port P1 to this address

How?



# Populating the IVT

程序代写代做 CS编程辅导

How? We will use assembler directives



We start by finding the word address for interrupt vector: **0xFFDA**

We locate the word address in the linker file “lnk\_msp430fr6989.cmd”

INT34 : origin = 0xFFD4, length = 0x0002  
INT35 : origin = 0xFFD6, length = 0x0002  
INT36 : origin = 0xFFD8, length = 0x0002  
**INT37 : origin = 0xFFDA, length = 0x0002**  
INT38 : origin = 0xFFDC, length = 0x0002  
INT39 : origin = 0xFFDE, length = 0x0002

**WeChat: cstutorcs**  
**Assignment Project Exam Help**  
**Email: tutorcs@163.com**

We add the **label of the ISR** to the Interrupt Vectors (at the end of \*.asm)

```
; Interrupt Vectors QQ: 749389476
;
.sect ".int37"
.short PI_ISR
;
.sect ".reset"
.short RESET
```

Identifies address 0xFFDA  
Label of ISR

# Interrupts in Action: Blinky v. 2



~~程序代写代做 CS 编程辅导~~

**Task:** Make push button S1 blink the red LED



Every time push button S1 is pressed, the red LED toggles  
i.e., if it is off, it turns on; if it is on, it turns off

**Hint:** Use interrupts

WeChat: cstutorcs

Assignment Project Exam Help

Email: tutorcs@163.com

QQ: 749389476

<https://tutorcs.com>

# Interrupts in Action: Blinky v. 2



程序代写代做 CS编程辅导

Configuration of the red LED and S1 in main

```
;-----  
; Main loop here  
;  
  
        ; Need to configure the red LED for output  
        ; Red LED is connected to P1.0  
        bic.b #BIT0, &P1OUT          ; Red LED off  
        bis.b #BIT0, &P1DIR          ; Direction set to output  
  
        ; Need to configure S1 for input  
        ; S1 is connected to P1.1  
        bis.b #BIT1, &P1AIN          ; Pull-down resistor  
        bis.b #BIT1, &P1OUT          ; Pull-up resistor  
        bis.b #BIT1, &P1IES          ; Falling-edge triggers interrupt  
        bis.b #BIT1, &P1IE           ; Interrupts enabled  
  
        ; Disable power lock  
        bic.w #LOCKLPM5, &SPM1CTY0  
  
        ; Enable general interrupts  
        ; Put a nop before and after writing to SR to avoid warnings  
        nop  
        eint  
        nop  
  
main:      jmp     main
```

WeChat: cstutorcs

Assignment Project Exam Help

Email: tutorcs@163.com

QQ: 749389476

https://tutorcs.com

# Interrupts in Action: Blinky v. 2



程序代写代做 CS编程辅导

Interrupt service routine

```
;-----  
; Interrupt Service Routine  
;  
P1_ISR:  
    ; Check if it is P1 interrupt  
    ; Is it P1? If yes, toggle LED  
    bit.b #BIT1, &P1IFG  
    jnc    return_from_P1_ISR  
    ; P1.1 indeed, toggle red LED  
    xor.b #BIT0, &P1OUT      ; Toggle output 0 <=> 1  
    ; Do not forget to clear the interrupt flag  
    bic.b #BIT1, &P1IFG  
  
return_from_P1_ISR: Email: tutorcs@163.com  
    reti      ; return from interrupt  
    QQ: 749389476  
;  
; Interrupt Vectors  
;  
.sect  ".int37"  
.short P1_ISR  
  
.sect  ".reset"  
.short RESET
```

<https://tutorcs.com>