




程序代写代做 CS编程辅导



ecture 22

Interrupts II



WeChat: estutores

Assignment Project Exam Help

Email: tutores@163.com

QQ: 749389476

<https://tutores.com>

Joke of the Day



程序代写代做 CS编程辅导

Why do programmers prefer dark mode?



Because light attracts bugs.

WeChat: cstutores

Assignment Project Exam Help

Email: tutorcs@163.com

QQ: 749389476

<https://tutorcs.com>





Interrupts

程序代写代做 CS编程辅导

What is an embedded system without interrupts?



Interrupts are a very effective and efficient way to deal with event that are **asynchronous** with the CPU

- User input: e.g., through buttons
- Input from sensors: e.g., via I2C
- Timers: e.g., start of the next symbol in a communication system

WeChat: cstutorcs

Assignment Project Exam Help

The alternative to using interrupts is periodic or constant polling

Email: tutorcs@163.com

delay

wasteful

QQ: 749389476

In many embedded system applications, the MCU is idle (often in low power mode) waiting for interrupts

<https://tutorcs.com>


Recap: Interrupt Handling 1



程序代写代做 CS编程辅导

What happens when an interrupt flag is raised?

- CPU completes execution of current instruction
- Program Counter **PC** is pushed onto the stack
- Status Register **SR** is pushed onto the stack
- SR is cleared



WeChat: cstutorcs

Assignment Project Exam Help

Email: tutorcs@163.com

Low power modes disabled

Further interrupts disabled

- The highest priority interrupt is selected ...
- ... its **Interrupt Service Routine (ISR)** is identified from the **Interrupt Vector Table (IVT)** ... <http://tutorcs.com> responsibility to fill the **IVT**
- ... address of the **ISR** is loaded into the PC
- CPU starts executing the **ISR** There is no explicit **call** to an **ISR**

QQ: 749389476

<http://tutorcs.com>

Recap: Interrupt Handling 2



程序代写代做 CS编程辅导

CPU starts executing the ISR

- Unlike a subroutine, **an ISR does not have input or output**
- It can change global variables **but it can use the stack**
- If the ISR is using the stack **it has to clean up the stack before `reti`**
- Many interrupts are **multi-sourced** – e.g., both S1 and S2 trigger a flag in **P1IFG** and are served by the same ISR
- The ISR has to figure out which pin is implicated in the interrupt and perform the corresponding task
- The ISR must clear the interrupt flag it has served – otherwise, interrupt flags are not cleared and there will be a continuous interrupt cycle



WeChat: tutorcs

Assignment Project Exam Help

Email: tutorcs@163.com

QQ: 749389476

Return from interrupt: `reti`

- Restores the Status Register from stack
- Restores the Program Counter from stack

<https://tutorcs.com>

Legend:

Black: Runtime does it

Blue: Programmer does it



Configuring Px.y for Interrupts 1

程序代写代做 CS编程辅导

Interrupt Edge Select Register: PxIES

Bit **PxIES.y** selects the interrupt edge for pin **Px.y**




PxIES.y = 0: PxIFG.y is set on a **low-to-high transition**

PxIES.y = 1: PxIFG.y flag is set on a **high-to-low transition**

WeChat: cstutorcs

Raising
Edge

Falling
Edge



Configuring Px.y for Interrupts 1



程序代写代做 CS编程辅导

Interrupt Edge Select Register: PxIES

Bit **PxIES.y** selects the interrupt edge for pin **Px.y**



Reading the manual slave

NOTE: Writing to PxIES

Writing to **P1IES** or **P2IES** for each corresponding I/O can result in setting the corresponding interrupt flags.

Assignment Project Exam Help

Email: tutorcs@163.com

QQ: 749389476

... you see that writing to PxIES can result in an inadvertent interrupt flag

Not great!

<https://tutorcs.com>

What to do? **Select interrupt edge before enabling interrupts!**

Also, clear interrupt flag after before next step

Configuring Px.y for Interrupts 2



程序代写代做 CS编程辅导

Interrupt Enable Register: PxIE

Bit **PxIE.y** enables the **Px.y** interrupt flag associated with pin **Px.y**



PxIE.y = 0: Interrupt at pin **Px.y** is **disabled** by default

PxIE.y = 1: Interrupt at pin **Px.y** is **enabled**

WeChat: cstutorcs

To enable interrupts for **Px.y** you need to set the bit **PxIE.y**

Assignment Project Exam Help

You also need to enable general interrupts in the Status Register SR

Email: tutores@163.com

Several ways to do this

```
eint
```

QQ: 749389476

; enable general interrupts

```
bis.w #GIE, SR
```

set GIE bit in SR

<https://tutorcs.com>

BIT3, defined in header file

Configuring Px.y for Interrupts 3



程序代写代做 CS编程辅导

Interrupt Flag Register: PxIFG

Bit **PxIFG.y** is the interrupt associated with pin **Px.y**



PxIFG.y = 0: No interrupt is pending at pin **Px.y**

PxIFG.y = 1: An interrupt is pending at pin **Px.y**

If the interrupt
is enabled

WeChat: cstutorcs

PxIFG.y is set by transitions, not static levels of input

Software, too, can set **PxIFG.y** to generate a software-initiated interrupt

The ISR is responsible for clearing **PxIFG.y** when it serves the interrupt

Again, mind your order of writing to port configuration registers

Assignment Project Exam Help

Email: tutorcs@163.com

QQ: 749389476

NOTE: PxIFG flags when changing PxOUT, PxDIR, or PxREN

Writing to PxOUT, PxDIR, or PxREN can result in setting the corresponding PxIFG flags.

<https://tutorcs.com>

Clear interrupt flag after before enabling interrupts



Populating the IVT

程序代写代做 CS编程辅导

slas789d.pdf

Table 6-4. Interrupt Sources, Flags, and Vectors (continued)

INTERRUPT SOURCE	FLAG	SYSTEM INTERRUPT	WORD ADDRESS	PRIORITY
eUSCI_B1 receive or transmit)	UCTXIFG (SPI mode) UCBIFG, UCSTTIFG, UCSIFG, UCRXIFG1, UCTXIFG2, UCRXIFG3, UCBIT9IFG (I ² C mode) (UCB1IV) ⁽¹⁾	Maskable	0FFE2h	
DMA	DMA0CTL.DMAIFG, DMA1CTL.DMAIFG, DMA2CTL.DMAIFG (DMAIV) ⁽¹⁾	Maskable	0FFE0h	
Timer_A TA1	TA1CCR0.CCIFG	Maskable	0FFDEh	
Timer_A TA1	TA1CCR1.CCIFG to TA1CCR2.CCIFG, TA1CTTIFG (TA1IV) ⁽¹⁾	Maskable	0FFDCh	
I/O Port P1	P1IFG.0 to P1IFG.7 (P1IV) ⁽¹⁾	Maskable	0FFDAh	
Timer_A TA2	TA2CCR0.CCIFG	Maskable	0FFD8h	

WeChat: cstutorcs

Assignment Project Exam Help

Email: tutorscs@163.com

QQ: 749389476

<https://tutorcs.com>

For a port P1 interrupt, the word address for interrupt vector is **0xFFDA**

When P1 raises an interrupt flag, execution will switch to the label that is given in this address

We need to write the label of the **ISR** that serves port P1 to this address

How?

Populating the IVT



程序代写代做 CS编程辅导

How? We will use assembler directives



We start by finding the word address for interrupt vector: **0xFFDA**

We locate the word address in linker file "lnk_msp430fr6989.cmd"

```
lnk_msp430fr6989.cmd  X  main.asm  main.asm  *main.asm  m
103      INT34          : origin = 0xFFD4, length = 0x0002
104      INT35          : origin = 0xFFD6, length = 0x0002
105      INT36          : origin = 0xFFD8, length = 0x0002
106      INT37          : origin = 0xFFDA, length = 0x0002
107      INT38          : origin = 0xFFDC, length = 0x0002
108      INT39          : origin = 0xFFDE, length = 0x0002
```

WeChat: estutores

Assignment Project Exam Help

Email: tutores@163.com

We add the **label of the ISR** to the Interrupt Vectors (at the end of *.asm)

```
;-----
; Interrupt Vectors
;-----
```

QQ: 749389476

```
.sect "int37"
.short P1_ISR

.sect ".reset"
.short RESET
```

<https://tutorcs.com> Identifies address 0xFFDA

Label of ISR