《Computer Argitestyre 写代版的编辑辅导

1. HW Description

Your task is Computing)

16-bit words implementation specification

250/16, which is a RISC (Reduced Instruction Set sembles MIPS, but is word-addressed and uses Iressing. To complete this task, a single cycle ure will be designed using Logisim. The sted in the provided Table.

Notes:

• Logisim implementations must use only the components specified in the "Logisim restrictions" section later in this document.

• For successful a tyme d graphy you circuit in us need the requirements specified in the "Automated testing" section.

You may not use any pre-existing Logisim circuits (i.e., that you could possibly find by searching the internet).
 Assignment Project Exam Help

A. CPU250/16 Instruction Set:

Instruction	Opcode	Type to	14534 CS @ 163	operation
lw	1000		lw \$rt, D(\$rs)	\$rt = Mem[\$rs+D]
sw	0111 00	1: 749	389 <u>4</u> 56	Mem[\$rs+D] = \$rt
beq	0110		beq \$rs, \$rt, B	if (\$rs==\$rt) then PC=PC+1+B; else PC=PC+1
bgt	₀₁₀₁ htt	ps://tu	torcs, s _{rt} , com	if (\$rs>\$rt) then PC=PC+1+B; else PC=PC+1
j	0100	J	j L	PC = L (upper 4 bits zeroed)
jr	0011	R	jr \$rs	PC = \$rs
jal	0010	J	jal L	\$r7=PC+1; PC = L
input	0001	1	input \$rt	\$rt = keyboard input
output	0000	I	output \$rs	print \$rs on a TTY display
add	1111	R	add \$rd, \$rs, \$rt	\$rd = \$rs + \$rt
addi	1110	I	addi \$rt, \$rs, Imm	\$rt = \$rs + Imm

sub	1101 程	席代日	Supprofess, Str C纪	程铺导
sll	1100	R	sll \$rd, \$rs, <shamt></shamt>	\$rd = \$rs << shamt (shamt is unsigned)
srl	1011	⊕	srl \$rd, \$rs, <shamt></shamt>	\$rd = \$rs >> shamt (logical shift: no special treatment of sign bit; shamt is unsigned)
and	1010	Tutor CS	and \$rd, \$rs, \$rt	\$rd = \$rs & \$rt
xor	1001		xor \$rd, \$rs, \$rt	\$rd = \$rs XOR \$rt

B. About K, Enstruction Types tutores

The R, I, and J type instructions are presented below, indicating the number of bits used for each instruction type within parentheses. The specific bit numbers for each instruction type are also provided in brackets, keeping in mind that the right not below referred to as bit 0.

R-Type	Opcode (4) [12.45]	· Rs (β) [9.31] C Rt (δ) [6.86 3 (3) [3.5] Shamt (3) [02]		
I-Type	Opcode (4) [1215]	Rs (3) [911] Rt(3) [68] Immediate (6) [05]		
J-Type	Opcode (4) [1215]	Address (12) [011]		

Immediate values are opesented using 8b2s in 7 imed 2's complement format, and must be sign-extended.

The <u>input instruction</u> operates in a nonblocking manner, meaning that it always completes and writes a value into the destination register.

- When data is read, bits 15-8 of \$rt (\$rt[15..8]) must always be set to 0.
- If valid data is retrieved from the keyboard, \$rt[7] should be 0, and \$rt[6..0] should represent the 7-bit value that was read.
- If valid data is not available on the keyboard, \$rt[7] should be 1, and \$rt[6..0] should be set to 0.
- As a result, \$rt should contain the ASCII code that was read from the keyboard, or 128 to indicate that no data was available. The keyboard input device available in Logisim will be used.

The <u>output instruction</u> writes a 7-bit ASCII character contained in the lower 7 bits of \$rs (\$rs[6..0]) to the Logisim TTY output device. The TTY should be configured with 13 rows, 80 columns, and operate on the rising edge.

2. Registers CPU 250/16 has 8 general furnose 写istes:做实后S编程辅导

- The register \$r7 is the link register for the jal instruction (similar to \$ra in MIPS).
 - Although users of the CPU have the ability to write to \$r7 using other instru
- The Register stack pointer, while \$r0 should always hold the constant val.

Regarding the implemental portant to note that the read ports of the register file must use Tri-st lecoder instead of a large Mux.

3. Reset Input WeChat: cstutorcs

The CPU features a sole input referred to as "reset", which must be named exactly as such. This input allows for the computer's state to be reset by performing the following actions:

Assignment Project Exam Help

- 1. Asynchronously reset the program counter (PC) to 0.
- 2. Asynchronously clear the TTY display.
- 3. Asynchronous young the ketypatro into the 163.com
- 4. Asynchronously reset all registers in the register file to zero.

Please note that the Receipput villog Re

https://tutorcs.com

4. Clocking the CPU

Please not that there should only be five clocked items in your design (PC register, register file, data memory, keyboard and TTY).

CLOCK REQUIREMENT:

Clock the register file, and TTY on the rising edge of the clock.
 Clock the PC register, data memory, and keyboard on the falling edge.

5. Memory Layout 程序代写代做 CS编程辅导



The assembler we provide follows the conventions for memory allocation as shown in Figure 1. This is referred to as a "Harvard architecture" which simply member that senarate memory appaces are lesigneted for instructions and data. This aligns with the distinct "instruction letch" and "load word" functions present in our CPU's data path. Furthermore, we reserve the top half of each memory region for the kernel, even though no kernel or operating system exists for this architecture. Therefore, user programs can have addresses ranging from the load by TFFF it instruction section, with the first of the load word of the kernel, even though no kernel or operating system exists for this architecture. Therefore, user programs can have addresses ranging from the load of the load word of the kernel, even though no kernel or operating system exists for this architecture. Therefore, user programs can have addresses ranging from the load word of the kernel, even though no kernel or operating system exists for the path of each memory region for the kernel, even though no kernel or operating system exists for the path of each memory region for the kernel, even though no kernel or operating system exists for this architecture. Therefore, user programs can have addresses ranging from the load word of the kernel, even though no kernel or operating system exists for the sentence of the kernel, even the load word of the load word of the kernel, even the load word of the load word of the load word of the kernel, even the load word of the load word


To implement this, you can use a Logisim ROM memory block for instruction memory and a Logisim RAM block for data memory. You may edit the values in these memory blocks manually, or alternatively, right-click (or control-click for vac users) to access a populp menu that enables you to load an image file. These image files will be created by the assembler discussed later in this document.

Logisim Restrictions: On this assignment, you may only use the following Logisim elements:

- 1. Anything from the "Wiring" folder
- 2. Anything from the "Gates" folder
- 3. Anything from the "Plexers" folder
- 4. From the "Memory" folder: "D Flip-Flop", "RAM", and "ROM" **Note: when deploying RAM in Logisim Evolution, you'll need to couple it with a "memory_latch" circuit we are providing you; see the section "Using RAM in Logisim Evolution" below.
- 5. From the "Input/Output" folder: "Keyboard", "TTY", and "Button".
- 6. The "Text" tool

Using RAM in Logisim Evolution 程序代写代做 CS编程辅导 **We will provide you a folder with the automated tester (hwtest.py and associated

**We will provide you a folder with the automated tester (hwtest.py and associated files), the example programs used by the tester (programs/), and the assembler+simulat



- 1. Lay down your Raising number to leave a Frank Help
 - a. Address and data width should be 16-bit.
 - b. b. Triggering should be on high-level instead of on an edge.
 - c. c. Databus in plementation should be separate lead write ports.
- 2. Find the memorylatch circ previded via Folder and merge the contents your cpu.circ: With your CPU open use the "Fite Merge" option in Logisim Evolution to merge in the memorylatch.circ file. This will add a memory_latch subcircuit.
- 3. Place a memorital Sinstable of Surgam your main circuit. Instead of sending your data and address directly to your RAM, you should send them to the memory_latch instance (along with a NOT(clock) signal and a write_enable signal) and this latch will generate an "address_latched", "data_in_latched", write-enable latched ("WE_latched") and output-enable latched ("OE_latched") which you should then send to the RAM that is level triggered. You could change the representation to hook into your RAM compactly, as shown above.

What you don't need to worry about 程序代写代做 CS编程辅导

- Stack management the stack is a convention maintained by programmers writing code for your CPU: you don't have to do anything to make it exist. This means that is a said that \$r6 is the stack pointer, you as the CPU designer dor is a special to allow or enforce this.
- Heap manac have the stack; it's maintained by the programmers so you don't have the stack; it's maintained by the programmers so you don't have to do anything special to allow or enforce this.
- The kernel the to the fine for the local to worry about inventing syscalls, protected instructions, exceptions, etc.

Assignment Project Exam Help
The "Harvard architecture" (separate instruction and data memory spaces) will
happen naturally if you simply design the CPU in the way we described

Email: tutorcs@163.com

QQ: 749389476

https://tutorcs.com