All registers and memory locations are 32 bits, the concept of *byte* does not apply except in the few special string-processing instructions. When characters are stored to make a string, they are packed four per memory locations with the first character of the string being in the teast spinicant 8 bits.

Negative numbers are represented in the two's complement format.

Bits are numbered from
In numeric repre

There are 16 regular reg
R0 is a scratch re
R1, R2, R3, R4, R5, R6, R7, R8, R9, R10, R11, R12 are general purpose registers
SP, the stack pointer, is encoded as register 13
FP, the frame pointer, is encoded as register 14
PC, the program counter, is encoded as register 15

There are 16 regular reg
R0 is a scratch re
R1, R2, R3, R4, R5, R6, R7, R8, R9, R10, R11, R12 are general purpose registers SP, the stack pointer, is encoded as register 13
FP, the frame pointer, is encoded as register 14
PC, the program counter, is encoded as register 15

There are 16 regular reg
R0 is a scratch re
R1 is encoded as register 13
FP, the frame pointer, is encoded as register 14
PC, the program counter, is encoded as register 15

There are 16 regular reg
R1 is a scratch re
R2 is a scratch register 13
FP, the frame pointer, is encoded as register 14
PC, the program counter, is encoded as register 15

There are 16 regular reg
R1 is a scratch register 14
PC, the program counter, is encoded as register 15

There are 16 regular reg
R1 is a scratch register 15

There are 16 regular reg
R1 is a scratch register 15

There are 16 regular reg
R2 is a scratch register 15

There are 16 regular reg
R3 is a scratch register 15

There are 16 regular reg
R4 is a scratch register 15

There are 16 regular reg
R5 is a scratch register 15

There are 16 regular reg
R6 is a scratch register 15

There are 16 regular reg
R7 is a scratch register 15

There are 16 regular reg
R7 is a scratch register 15

There are 16 regular reg
R7 is a scratch register 15

There are 16 regular reg
R7 is a scratch register 15

There are 16 regular reg
R7 is a scratch register 15

There are 16 regular reg
R7 is a scratch register 15

There are 16 regular reg
R7 is a scratch reg
R8 is a scratch re

The instruction format



If bits 16-19 are all zero, it is not possible to use R0 as an index register is used when the instruction executes. Thus it is not possible to use R0 as an index register.

In the description of an instruction, the term reg refers to the register indicated by bits 20 to 23 (main register), and operand refers to the combination of the register, and numeric operand as illustrated on the next two pages.

If the term *value* appears in the description, it refers to the value of the operand, which is calculated as follows:

If the sequence " $reg \leftarrow x$ " appears, it means that the content of the main register is replaced by x.

If the sequence "destination $\leftarrow x$ " appears, then the operand my consist of just an index register, in which case the content of the register is replaced by x, otherwise the indirect bit must be set, and the content of memory location [total] is replaced by x.

RET 程序代写代	Operation Chairect bit	超辅导
0100101 0 0000 0000 00000000000000000	Main register	= 0
4A000000	Index register	=0
	Numeric	= 0
INC R	Operation	= 4
a	Indirect bit	=0
0000100 0 0: Tutor cs - 000000	Main register	
08600000	Index register	
	Numeric	= 0
LOAD R2, 36	Operation	= 1
XXI (C1)	Indirect bit	=0
0000001 0 00 0 0000 0000000000000000000	1 Mair register	= 2
02200024	Index register	= 0
	Numeric	= 36
ADD RASSignment		
	Indirect bit	= 0
0000110 0 0111 0011 0000000000000000	Main register	= 7 - 2
oc730000 Email: tutoro	Shumeric Sumeric	.com
LOAD R7, R3 + 12	Operation	= 1
LOAD R7. R3 + 12 7493894	Indirect bit	=0
0000001 0 0111 0011 0000000000001100	Main register	= 7
0273000C	Index register	= 3
https://tutorc		= 12
ADD R4, [R3]	Operation	= 6
	Indirect bit	= 1
0000110 1 0100 0011 0000000000000000	Main register	= 4
0D430000	Index register Numeric	= 3 = 0
	Numenc	-0
STORE R2, [1234]	Operation	= 3
3.6M2 M2, [123.]	Indirect bit	= 1
0000011 1 0010 0000 0000010011010010	Main register	
072004D2	Index register	
	Numeric	= 1234
STORE R2, [R5 - 375]	Operation	= 3
, [2.2]	Indirect bit	= 1
0000011 1 0010 0101 11111111010001001	Main register	= 2
0725FE89	Index register	= 5
	Numeric	= -375

Execution Examples, starting from these values already in memory:


```
LOAD
       R2, 5
                         The value stored in register 2 is now 5
LOAD
       R3, R2+4
LOAD
       R4, 27102
                         The value stored in register 4 is now 27102
                         gnment Project Exam Help
           Γ27<del>1</del>06 S1
LOAD
                         The value stored in register 5 is now 592
LOAD
       R6, [R4]
                      all. tutores in register 1 is 13. com
ADD
                         The value stored in register 6 is now 48
STORE R6, [27101]
                         The conject of open ory occation 27101 is changed from 759 to 48
INC
       R6
                         The value stored in register 6 is now 49
STORE R6,
                        SThe double Office Sor Ocalin 27100 is changed from 592 to 49
           27108
LOAD
       SP,
                         The value stored in register 13 (stack pointer) is now 27108
PUSH
       R2
                         The content of memory location 27107 is changed from 22 to 5
                         The value stored in register 13 (stack pointer) is now 27107
PUSH
       [R4]
                         The content of memory location 27106 is changed from 11 to 43
                         The value stored in register 13 (stack pointer) is now 27106
POP
       R4
                         The value stored in register 4 is now 43
                         The value stored in register 13 (stack pointer) is now 27107
STORE R6, 27101
                         Fails to execute, as the operand does not address memory.
```

```
opcode
         mnemonic
                                     action
                                     the process to hate Second time of the ucupus stops.
    0
                                     reg \leftarrow value
    1
          LOAD reg, operand
    2
          LOADH
                                         \leftarrow (reg \wedge FFFF) + (value \ll 16)
                                         most significant 16 bits of the register are replaced
    3
                                        \blacksquaretination \leftarrow reg
          STORE
    4
          INC
                                         tination \leftarrow value + 1
    5
          DEC
                                       IJtination ← value - 1
    6
          ADD reg, operand
                                     reg \leftarrow reg + value
                                  ates estutores
    7
    8
          MUL reg, operand
                                     reg \leftarrow reg \times value
                                     ments Project Exam Help
    9
   10
                                     reg \leftarrow reg \mod value
          MOD reg, operand
                                     tutores@163.com
          RSUB reg, preromt
   11
   12
          RDIV reg, operand
                                     reg \leftarrow value \div reg
   13
                                             value modaLo reg
   14
          AND reg, operand
                                     reg \leftarrow reg \land value
   15
          OR regionerand
   16
          XOR reg, operand
                                     reg \leftarrow reg \oplus value
   17
                                     reg ← ~ value
          NOT reg, operand
   18
          SHL reg, operand
                                     flagZ \leftarrow 1 if most sig. (value) bits of reg all 0, otherwise 0
                                     reg \leftarrow reg \ll value, zeros being inserted at the right
   19
          SHR reg, operand
                                     flagZ \leftarrow 1 if least sig. (value) bits of reg all 0, otherwise 0
                                     reg \leftarrow reg » value, zeros being inserted at the left
   20
          COMP reg, operand
                                     flagZ \leftarrow 1 if reg = value, otherwise 0
                                     flagN \leftarrow 1 if reg < value, otherwise 0
   21
                                     flagZ \leftarrow 1 if value = 0, otherwise 0
          COMPZ operand
                                     flagN \leftarrow 1 if value < 0, otherwise 0
   22
                                     flagZ \leftarrow value^{th} bit of reg
          TBIT reg, operand
   23
          SBIT reg, operand
                                     value^{th} bit of reg \leftarrow 1
                                     value^{th} bit of reg \leftarrow 0
   24
          CBIT reg, operand
```

```
25
         JUMP operand
                                   PC \leftarrow value
                                                畋∙®编程辅导
  26
  27
         JPOS reg, operand
                                   if (reg \ge 0) PC \leftarrow value
  28
                                       reg < 0) PC \leftarrow value
         JNEG
  29
         JCOND
                                         Note that no main register is used with the JCOND
                                         instruction. Instead, its 4 bits are used to encode one
                                         of the seven condition tests shown here.
                                      flagZ) PC \leftarrow value
0
         JCOND |
1
                                       \sim flagZ) PC \leftarrow value
         JCOND |
                                      (flagN) PC \leftarrow value
2
         JCOND LSS, operar
3
         JCOND LEQ, operand
                                   if (flagZ \vee flagN) PC \leftarrow value
4
         JCOND GTR, operand
                                   if (\sim flagZ \land \sim flagN) PC \leftarrow value
5
         JCOND VAQ, Overgin ?
                                   if ( GlagN) PC)+Calue
6
         JCOND ERR, operand
                                   if (flagE) PC \leftarrow value
         GETFL reg, operand
                                   reg ← flag[value]
  30
                                  ment Project Exam Help
         ASSIGN SETFL reg, operand
  31
  32
         GETSR reg, operand
                                   reg \leftarrow special register[value]
  33
         SETSR reg, operand
                                   specialregister[value] +
  34
                                   SP \leftarrow SP - 1
         PUSH operand
  35
         POP operand
                                   destination \leftarrow memory[SP]
                                   SP \leftarrow SP + 1
         call https://tytorcs.com
  36
                                   memory[SP] \leftarrow PC
                                   PC \leftarrow value
                                   PC \leftarrow memory[SP]
  37
         RET
                                   SP \leftarrow SP + 1
                                         value is treated as a memory address. The reg<sup>th</sup> 8-bit
  38
         LDCH reg, operand
                                         byte (character) starting from that address in memory
                                          is loaded into reg. i.e.,
                                   reg \leftarrow byte (reg modulo 4) of memory[value + reg \div 4]
                                         value is treated as a memory address. The reg<sup>th</sup> 8-bit
  39
         STCH reg, operand
                                         byte (character) starting from that address is replaced
                                         by the value of register 0 without modifying the other
                                          24 bits of that word.
                                   byte (reg modulo 4) of memory[value + reg\div4] \leftarrow R0
  40
         PERI
                                   Control peripheral activity: see separate documentation
```

all flags \leftarrow reg

42

FLAGSJ reg, operand

```
CPU idles until interrupted
43
                                   与代放 CS编程辅导
CPU idles for approximately 50mS, unless interrupted
44
45
       BREAK
                                    Enter CPU single-stepping mode
46
       IRET
                                       flags \leftarrow memory[SP+1]
                                       \leftarrow memory[SP+5]
                                       \leftarrow memory[SP+6]
                                       \leftarrow memory[SP+7]
                                       2 \leftarrow memory[SP+8]
                                        \leftarrow memory[SP+9]
                                    KT0 \leftarrow memory[SP+10]
                                   R9 \leftarrow memory[SP+11]
                                   R8 \leftarrow memory[SP+12]
               WeCharz estatores
                                   R6 \leftarrow memory[SP+14]
                                   R5 \leftarrow memory[SP+15]
               Assignment properties Exam Help
                                   R2 \leftarrow memory[SP+18]
                                   R1 \leftarrow memory[SP+19]
               Email: thtores @2163.com
47
       SYSCALL reg, code
                                   memory[SP-1] \leftarrow R0

\begin{array}{c}
\text{Memory[SP-3]} \leftarrow R1 \\
\text{memory[SP-3]} \leftarrow R2
\end{array}

                                   memory[SP-4] \leftarrow R3
                                   memory[SP-5] \leftarrow R4
               https://t
                                   henomes com
                                   memory[SP-7] \leftarrow R6
                                   memory[SP-8] \leftarrow R7
                                   memory[SP-9] \leftarrow R8
                                   memory[SP-10] \leftarrow R9
                                   memory[SP-11] \leftarrow R10
                                   memory[SP-12] \leftarrow R11
                                   memory[SP-13] \leftarrow R12
                                   memory[SP-14] \leftarrow SP
                                   memory[SP-15] \leftarrow FP
                                   memory[SP-16] \leftarrow PC
                                   memory[SP-17] \leftarrow reg
                                   memory[SP-18] \leftarrow main register number
                                   memory[SP-19] \leftarrow code
                                   memory[SP-20] \leftarrow all flags
                                   memory[SP-21] \leftarrow 40
                                   SP \leftarrow SP - 21
                                   PC \leftarrow memory[specialregister[CGBR] + code]
                                   flagSys \leftarrow 1
```

```
48
                                      performed indivisibly, ignoring interrul
49
                                     <u>reg</u> ← physicalmemory[value]
       PHLOAD
                                         vsicalmemory[value] \leftarrow reg
50
       PHSTO
                                        g \leftarrow \text{physical address for virtual address } value
51
       VTRAN
                                        ile R0 > 0 repeat
52
       MOVE
                                        lemory[reg2] \leftarrow memory[reg]
                                       leg2 \leftarrow reg2 + 1
                                       reg \leftarrow reg + 1
                                       R0 \leftarrow R0 - 1
53
54
       FSUB reg, operand
                                    floating point: reg \leftarrow reg - value
                                  mentoil reject viex am Help
55
56
                                    floating point: reg \leftarrow reg \div value
       FDIV reg, operand
       FCOMP regimerand.
                                    floating pane (a)
57
                                       flagZ \leftarrow 1 if reg = value, otherwise 0
                                       flagN \leftarrow 1 if reg < value, otherwise 0
58
                                       flagZ \leftarrow 1 if reg = 0, otherwise 0
                                       flagN \leftarrow 1 \text{ if } reg < 0, \text{ otherwise } 0
                                   tldg Offict Slue with Interpreted as floating point
59
60
       FRND reg, operand
                                     reg \leftarrow (float)(closest int to value), both floating point
       FLOAT reg, operand
61
                                    reg \leftarrow (float)value, value interpreted as an integer
62
       FLOG reg, operand
                                    floating point:
                                        reg \leftarrow natural log(reg), if value = 0
                                       reg \leftarrow log \ base \ value(reg), \ otherwise
63
       FEXP reg, operand
                                    floating point:
                                        reg \leftarrow e \text{ to power(reg)}, \text{ if value} = 0
                                       reg \leftarrow value \ to \ power(reg), \ otherwise
64
       FFO reg, operand
                                     reg \leftarrow number of bits to right of first 1 in value
                                     if value = 0: reg \leftarrow -1, flagZ \leftarrow 1, flagN \leftarrow 1
65
       FLZ reg, operand
                                     reg \leftarrow number of bits to right of last 0 in value
                                     if value = -1: reg \leftarrow -1, flagZ \leftarrow 1, flagN \leftarrow 1
66
       RAND reg
                                    reg \leftarrow random positive number
```

67	TRACE reg, operand	display PC, reg, and value on console
68	TYPE opend字代	ssi single to facer solfin 中 roffit to facer solfin to facer
69	INCH operand	destination ← one character code from controlling keyboard or -1 if none available
70	ANDN /	reg ∧ ~ value
71	ORN re	← reg ∨ ~ value
72	NEG re	P ← - value
	(27 02 76 78	<u>er</u> r
73	FNEG /	← - value, value interpreted as floating point
74	ROTL reg, operand	reg is shifted value bits left, with the bits lost at the left being reinserted at the right.
75	ROTR reg, operand	reg is shifted value bits right, with the bits lost at the right being reinserted at the left.
76	ASR regarden	reg — reg » value, the sign bit being duplicated at the left
77	EXBR reg operand:	$R0 \leftarrow \text{bit range described by } reg \text{ from } value,$ Will he finds S such find
78	EXBRV reg, operand	R0 ← bit range described by reg of value,
79	DPBR reg, operand	with the most significant bit of the range giving the sign. 389476 bit range described by reg from value \leftarrow R0.
80	DPBRV_reg, operand	bit range described by reg of value \leftarrow R0.
	httns://	tutores com
81	ADJS reg, operand	the bit range selector in reg is advanced by value positions, taking into account the range size and the requirement for
		ranges not to span two words. value may be negative.
82	UEXBR reg, operand	$R0 \leftarrow \text{bit range described by } reg \text{ from } value, \text{ unsigned.}$
83	UEXBRV reg, operand	$R0 \leftarrow$ bit range described by <i>reg</i> of <i>value</i> , unsigned.
84	UCOMP reg, operand	$flagZ \leftarrow 1$ if $reg = value$, otherwise 0 $flagN \leftarrow 1$ if $reg < value$, otherwise 0, an unsigned comparison
85	UMUL reg, operand	$reg \leftarrow reg \times value$, unsigned
86	UDIV reg, operand	$reg \leftarrow reg \div value$, unsigned
87	UMOD reg, operand	$reg \leftarrow reg \mod value$, unsigned
88	CLRPP operand	page containing physical address value all set to zero
89	FILL reg, operand	while $R0 > 0$ repeat { $memory[reg2] \leftarrow value$

$reg \leftarrow reg + 1$ R0 \leftarrow R0 - 1 \right\rig

程序代写代做 CS编程辅导



WeChat: cstutorcs

Assignment Project Exam Help

Email: tutorcs@163.com

QQ: 749389476

https://tutorcs.com