Asset Ock# Synal P

Description Clocks Instruction Opcode Assert LOCK# signal for the next instruction

ises the LOCK# signal of the i486 processor to be asserted during uction that follows it. In a multiprocessor environment, this signal e that the i486 processor has exclusive use of any shared memory erted. The read-modify-write sequence typically used to implement 86 processor is the BTS instruction.

The LOCK prefix functions only with the following instructions:

cstutorcs mem, reg/imm BTS, BTI reg, mem **XCHG** mem, reg **XCHG** mem, reg/imm

ADD, OR, ADC, SBB, AND, SUB, XOR t^mExam He nssigninent Projec

An undefined opcode trap will be generated if a LOCK prefix is used with any instruc-

tion not listed above. mall tutores @ 163 recrum the presence or absence of

the LOCK prefix.

The integrity of the LOCK prefix is not affected by the alignment of the memory field. Memory locking is observed for arbitrarily misaligned fields.

Flags Affected tutorcs.com

Protected Mode Exceptions

#UD if the LOCK prefix is used with an instruction not listed in the "Description" section above; other exceptions can be generated by the subsequent (locked) instruction

Real Address Mode Exceptions

Interrupt 6 if the LOCK prefix is used with an instruction not listed in the "Description" section above; exceptions can still be generated by the subsequent (locked) instruction

or the next instruction

o be asserted during ironment, this signal any shared memory y used to implement

ised with any instruc-

resence or absence of

of the memory field.

I in the "Description" ent (locked) instruction

ed in the "Description" it (locked) instruction

#UD if the Lock prefix is used with an instruction hot listed in the Description' section above; exceptions can still be generated by the subsequent (locked) instruction



WeChat: cstutorcs

Assignment Project Exam Help

Email: tutorcs@163.com

QQ: 749389476

https://tutorcs.com

程序碱吗碱做 CS编程辅导

Opcode	Instruction	Clocks	Description
OF AB	BTS r/m16,r16 2,r32 6,imm8 2,imm8	6/13 6/13 6/8 6/8	Save bit in carry flag and set Save bit in carry flag and set Save bit in carry flag and set Save bit in carry flag and set

Description

The BTS instruction saves the value of the bit indicated by the base (first operand) and the bit offset (second operand) into the CF flag and then stores 1 in the bit.

Flags Affected

Are stignine the tali Project bi Exam Help

Protected Mode Exceptions

#GP(0) if the result is in a nonwritable regment; #GP(0) for an illegal memory operand reflective address in the SS segment; #PF(fault-code) for a page fault; #AC for unaligned memory reference if the current privilege level is 3

Cheal Vidaline at Words Brooking Q

Interrupt 13 if any part of the operand would lie outside of the effective address space from 0 to 0FFFFH

https://tutorgs.com

Same exceptions as in Real Address Mode; #PF(fault-code) for a page fault; #AC for unaligned memory reference if the current privilege level is 3

Notes

The index of the selected bit can be given by the immediate constant in the instruction or by a value in a general register. Only an 8-bit immediate value is used in the instruction. This operand is taken modulo 32, so the range of immediate bit offsets is 0..31. This allows any bit within a register to be selected. For memory bit strings, this immediate field gives only the bit offset within a word or doubleword. Immediate bit offsets larger than 31 are supported by using the immediate bit offset field in combination with the

ag and set ag and set ag and set

ase (first operand) and 1 in the bit.

llegal memory operand for an illegal address in med memory reference

effective address space

a page fault; #AC for

tant in the instruction is used in the instrucbit offsets is 0..31. This trings, this immediate diate bit offsets larger combination with the displacement field of the memory operand. The low-order 3 to 5 bits of the immediate bit of series stored in the inhead are bit offset if the and combined with he byte displacement in the addressing mode.

When accessing a bit in memory, the processor may access four bytes starting from the memory address given by:

(4 * (BitOffset DIV 32))

, or two bytes starting from the memory address given by:

(2 * (BitOffset DIV 16))

e. It may do this even when only a single byte needs to be at the given bit. You must therefore be careful to avoid refermemory-mapped I/O registers. Instead, use the MOV instructions to load from or store to these addresses, and use the register form of these instructions to manipulate the data. CStutorcs

Assignment Project Exam Help

Email: tutorcs@163.com

QQ: 749389476

https://tutorcs.com

oprocessor does not ovide an equivalent or detecting an i486 Opcode Instruction Clocks Description

SCHG – Exchange Register Memory with Register 4

Opcode Description

SCHG AX,r16

SCHG AX,r16

SCHG AX,r16

SCHG AX AX

SCHG AX

SCHG AX AX

SCHG A

Opcode	Instruction	Clocks	Description
90 + r 90 + r 90 + r 90 + r 86 /r 86 /r 87 /r 87 /r 87 /r	XCHG AX,r16 XCHG r16,AX YCHG EAV 222		Exchange word register with AX Exchange word register with AX Exchange dword register with EAX Exchange dword register with EAX Exchange dword register with EA byte Exchange byte register with EA byte Exchange word register with EA word Exchange word register with EA word Exchange dword register with EA dword Exchange dword register with EA dword

Operation

temp ← DEST DEST ← SRC SRC ← temp

Description We Chat: cstutorcs

The XCHG instruction exchanges two operands. The operands can be in either order. If a memory operand is involved, the LOCK#Dignal is asserted for the duration of the exchange, regardless of and presche by absence of the LOCK prefix of or the value of the IOPL.

Flags Affected

Email: tutorcs@163.com

None

Protected Mode Exceptions
#GP(0) is 0.0: 749389476

#GP(0) if enter operand is in a nonwritable segment; #GP(0) for an illegal memory operand effective address in the CS, DS, ES, FS, or GS segments; #SS(0) for an illegal address in the SS segment; #PF(fault-code) for a page fault; #AC for unaligned memory reference if the current privilege level is 3

Real Address Mode Exceptions

Interrupt 13 if any part of the operand would lie outside of the effective address space from 0 to 0 + FFFFH

Virtual 8086 Mode Exceptions

Same exceptions as in Real Address Mode; #PF(fault-code) for a page fault; #AC for unaligned memory reference if the current privilege level is 3