程序代与代数 CS 编程辅导

This project will require you to implement cycle-accurate simulators of a 32-bit RISC-V processor in C++ or Python. The skeleton code for the assignment is given in file (NYU_RV32I_6913.cpp or

The simulators should the simulator should give the simulator should g

NYU_RV32I_6913.py)

- Cycle by cycle r of the machine (StateResult.txt)
- Resulting dmem data after the execution of the program (DmemResult.txt)

The imem.txt file is used to initialize the instruction memory and the dmem.txt file is used to initialize the data memory of the processor. Each line in the files contain a byte of data on the instruction or the data memory and both the instruction and data memory are byte addressable. This means that for a 32 bit processor, 4 lines in the imem.txt file makes one instruction. Both instruction and data memory are in "Big-Endian" format (the mast sign and the transfer address X A M Help)

The instructions to be supported by the processor are categorized into the following types:

Bit	31	mail,	ı, tutq <u>ı</u>	: cs@] ₂	63.com	6 0
R-type	funct7 (7 bits)	rs2 (5 bits)	rs1 (5 bits)	funct3 (3 bits)	rd (5 bits)	Opcode (7 bits)
I-type	imm 11	0:7	49380	14 fu/n	rd	Opcode
S-type	imm[11:5]	rs2	rsl	funct3	imm[4:0]	Opcode
B-type	imm[12, 10:5]	rs2	rsl /4	funct3	imm[4:1, 11]	Opcode
U-type	https://tutores.con				rd	Opcode
J-type	imm[20, 10:1, 11, 19:12]				rd	Opcode

The simulator should support the following set of instructions.

Mnemonic	Туре	Full Name	Psuedocode	Details		
ADD	R	Addition	rd = rs1 + rs2	Store the result of rs1 + rs2 in register rd.		
SUB	R	Subtraction	rd = rs1 - rs2	Store the result of rs1 - rs2 in register rd.		
XOR	R	Bitwise XOR	rd = rs1 ^ rs2	Store the result of rs1 ^ rs2 in register rd.		
OR	R	Bitwise OR	rd = rs1 rs2	Store the result of rs1 rs2 in register rd.		

AND	R	BittellAN字代	r雪光的 C	Stort he 程 编 & 具 in register rd.
				Add the sign-extended immediate to
ADDI	I	Add Immediate	rd = rs1 + sign_ext(imm)	register rs1 and store in rd. Overflow bits ignored.
		最終地	녆	Bitwise XOR the sign-extended immediate to
XORI	I	X(I	rs1 ^ sign_ext(imm)	register rs1 and store result in rd.
		Tutor CS	43	Bitwise OR the sign-extended immediate to
ORI	I		rs1 sign_ext(imm)	register rs1 and store result in rd.
				Bitwise AND the sign-extended immediate to
ANDI	I	AND Immediate	rd = rs1 & sign_ext(imm)	register rs1 and store result in rd.
		- weena	rd = PC + 4;	Jump to PC = PC + sign_ext(imm) and store the
JAL	J	Jump and Link	PC = PC + sign_ext(imm)	current PC + 4 in rd.
		Assign	ment Projection PC = (rs1 == rs2)? PC +	Take the branch (PC = PC + sign_ext(imm)) if rs1 is
BEQ	В	Branch if equal	sign_ext(imm) : PC + 4	equal to rs2.
		Email:	PC = (rs1!= rs2)? PC +	Take the branch (PC = PC + sign_ext(imm)) if rs1 is
BNE	В	Branch if not equal	sign_ext(imm) : PC + 4	not equal to rs2.
		QQ: /4	re = mem[rs1 +	Load 32-bit value at memory address [rs1 +
LW	I	Load Word	signa(imm)][31:0]	signPext(imm)] and store it in rd.
		https://	tutores.com	n
		_	sign_ext(imm)][31:0] =	Store the 32 bits of rs2 to memory address [rs1 value
SW	S	Store Word	rs2	+ sign_ext(imm)].
HALT	-	Halt execution		

Instruction encoding:

Mnemonic	Bit Fields							
	31:27	26:25	24:20	19:15	14:12	11:7	6:0	
ADD	0000000		rs2	rs1	000	rd	0110011	
SUB	0100000		rs2	rs1	000	rd	0110011	
XOR	0000000		rs2	rs1	100	rd	0110011	

OR	0000000	₩ rs?	15sl 15	J 110	CAPrd FD	暑10岁1
AND	000000	rs2	rsy	X ₁₁	が作った	0110611
ADDI	imm[11:0]	rs1	000	rd	0010011	
XORI	回點數		rs1	100	rd	0010011
ORI	200		rs1	110	rd	0010011
ANDI			rs1	111	rd	0010011
JAL	9:12]				rd	1101111
BEQ	imm		rs1	000	imm[4:1 11]	1100011
BNE	imm[12 10:5]	rs2	rs1	001	imm[4:1 11]	1100011
LW	imm[11:0]	204.	rs1	000	rd	0000011
SW	imm[11:0]	14 _{s2} .	CŞLU	roll c	5 imm[4:0]	0100011
HALT	х	х	X	xxx	Х	1111111

Assignment Project Exam Help
The simulator should have the following five stages in its pipeline.

- Instruction Fetch: Fetches instruction from the instruction memory using PC value as address.
- Instruction De ode Register Read: Decodes the instruction using the format in the table above and generates control signals and data signals after reading from the register file.
- Execute: Perform operations on the data as directed by the control signals.
- Load/ Store: Perform memory related operations 7
- Writeback: Write the result back into the destination register. Remember that R0 in RISC-V can only contain the value 0.

Each stage must be preceded to a source of the latter to be passed on to the next stage in the next cycle. Each stage should contain a nop bit to represent if the stage should be inactive in the following cycle.

The simulator must be able to deal with two types of hazards.

- 1. RAW Hazards: RAW hazards are dealt with using either only forwarding (if possible) or, if not, using stalling + forwarding. Use EX-ID forwarding and MEM-ID forwarding appropriately.
- 2. Control Flow Hazards: The branch conditions are resolved in the ID/RF stage of the pipeline.

The simulator deals with branch instructions as follows:

- 1. Branches are always assumed to be NOT TAKEN. That is, when a beq is fetched in the IF stage, the PC is speculatively updated as PC+4.
- 2. Branch conditions are resolved in the ID/RF stage.

3. If the branch is determined to be not taken in the ID/RF stage (as predicted), then the pipeline proceeds without disruptions II the branch is determined to entire it is peculatively fetched instruction is discarded and the nop bit is set for the ID/RR stage for the next cycle. Then the new instruction is fetched in the next cycle using the new branch PC address.

Tasks:

- 1) Draw the schematic schematic sor and fill in your code in the to run the simulator. (20 points)
- 2) Draw the schematic deprecation of the processor and fill in your code to run the simulator. The processor should be well a first with the W and control hazards by stalling and forwarding. (20 points)
- 3) Measure and report average CPL Total execution cycles, and Instructions per cycle for both these cores by adding performance marriers and autrooccurrence Subblithood and Print results to console or a file.) (5 points)
- 4) Compare the results from both the single stage and the five stage pipelined processor implementations and explain why one is best than the other points) TO 1 e Ct Exam Help
- 5) What optimizations or features can be added to improve performance? (Extra credit 1 point)

Your work will be evaluated against the 10 test cases 3 of which will be trevaled one week before the deadline. (50 points - 5 points each)

Useful References:

- More details on the full ISA specification can be found a
 https://riscv.org/wp-content/uploads/2019/12/riscv-spec-20191213.pdf
- bitset library for the bitset library for the
- g++: https://gcc.gnu.org/onlinedocs/gcc-3.3.6/gcc/G_002b_002b-and-GCC.html
- python: https://www.python.org/downloads/