

Lecture 9:

Implementing a Processor 1/5

Assignment Project Exam Help
<https://tutorcs.com>
WeChat: cstutorcs

**Introduction to Computer Architecture
UC Davis EEC 170, Fall 2019**

Introduction

- **CPU performance factors**
 - **Instruction count**
 - **Determined by ISA and compiler**
 - **CPI and Cycle time**
 - **Determined by CPU hardware**
- **We will examine two RISC-V implementations**
 - **A simplified version**
 - **A more realistic pipelined version**
- **Simple subset, shows most aspects**
 - **Memory reference: ld, sd**
 - **Arithmetic/logical: add, sub, and, or**
 - **Control transfer: beq**

Assignment Project Exam Help

<https://tutorcs.com>

WeChat: cstutorcs

How to Design a Processor

- 1. Analyze instruction set => datapath requirements
 - the meaning of each instruction is given by the *register transfers* (what affects state?)
 - datapath must include storage element for ISA registers
 - possibly more
 - datapath must support each register transfer
- 2. Select set of datapath components and establish clocking methodology
- 3. Assemble datapath meeting the requirements
- 4. Analyze implementation of each instruction to determine setting of control points that effects the register transfer
- 5. Assemble the control logic

Assignment Project Exam Help


<https://tutorcs.com>

WeChat: cstutorcs

Ingredients: Register file

- How big is this in RISC-V?
- 1 “data port”
 - For what operations is this used?
- 3 “register port”s
 - For what operations are these used?
- Control (not shown)

Assignment Project Exam Help
<https://tutorcs.com>
WeChat: cstutorcs





Ingredients: Memories

- What is the instruction memory used for?
- What is the data memory used for?
- Why doesn't the instruction memory have a data port?
- Why do we have two different memories?

Assignment Project Exam Help

<https://tutorcs.com>

WeChat: cstutorcs




Ingredients: ALU

- This is the same ALU we designed last lecture
- 2 inputs, 1 output
 - Do all RISC-V instructions fit into 2 inputs, 1 output?


Assignment Project Exam Help

<https://tutorcs.com>

WeChat: cstutorcs



Ingredients: PC and adders




Assignment Project Exam Help

<https://tutorcs.com>

WeChat: cstutorcs

- **PC is a register**
- **We can add 4 to it, why?**
- **We can add something that's not 4 to it, why?**

CPU Overview



Register Transfers

- All start by fetching the instruction

op | rs1 | rs2 | rd | funct{3,7} $\leq \text{MEM}[\text{PC}]$ # PC is Program Counter

op | rs1 | rd | imm $\leq \text{MEM}[\text{PC}]$

- inst HDL description

ADD $R[\text{rd}] \leq R[\text{rs1}] + R[\text{rs2}];$ $\text{PC} \leq \text{PC} + 4$

SUB $R[\text{rd}] \leq R[\text{rs1}] - R[\text{rs2}];$ $\text{PC} \leq \text{PC} + 4$

OR $R[\text{rt}] \leq R[\text{rs1}] | R[\text{rs2}];$ $\text{PC} \leq \text{PC} + 4$

AND $R[\text{rt}] \leq R[\text{rs1}] \& R[\text{rs2}];$ $\text{PC} \leq \text{PC} + 4$

LOAD $R[\text{rt}] \leq \text{MEM}[R[\text{rs1}] + \text{imm}];$ $\text{PC} \leq \text{PC} + 4$

STORE $\text{MEM}[R[\text{rs1}] + \text{imm}] \leq R[\text{rs2}];$ $\text{PC} \leq \text{PC} + 4$

BEQ if ($R[\text{rs1}] == R[\text{rs2}]$) $\text{PC} \leq \text{PC} + 4 + \{\text{imm} \ll 1\}$

 else $\text{PC} \leq \text{PC} + 4$

ADDIU in MIPS manual

Add Immediate Unsigned Word

ADDIU

31	26	25	21	20	16	15	0
ADDIU						rs	
001001						rt	
						immediate	
6						5	
						5	
						16	

Format: ADDIU *rt*, *rs*, *immediate*

MIPS32

Purpose:

To add a constant to a 32-bit integer

Description: $\text{GPR}[rt] \leftarrow \text{GPR}[rs] + \text{immediate}$

The 16-bit signed *immediate* is added to the 32-bit value in GPR *rs* and the 32-bit arithmetic result is placed into GPR *rt*.

No Integer Overflow exception occurs under any circumstances.

Restrictions:

None

Operation:

```
temp ← GPR[rs] + sign_extend(immediate)
GPR[rt] ← temp
```

Exceptions:

None

Programming Notes:

The term “unsigned” in the instruction name is a misnomer; this operation is 32-bit modulo arithmetic that does not trap on overflow. This instruction is appropriate for unsigned arithmetic, such as address arithmetic, or integer arithmetic environments that ignore overflow, such as C language arithmetic.

Assignment Project Exam Help

<https://tutorcs.com>


WeChat: cstutorcs

BEQ in MIPS manual

BEQ

Branch On Equal

BEQ



Format:

BEQ rs, rt, offset

Description:

A branch target address is computed from the sum of the address of the instruction plus a delay of one instruction, the *offset*, shifted left two bits and sign-extended. The contents of general register *rs* and the contents of general register *rt* are compared. If the two registers are equal, then the program branches to the target address, with a delay of one instruction.

Operation:

```

32  T:  target ← (offset15)14 || offset || 02
      condition ← (GPR[rs] = GPR[rt])
      T+1: If condition then
            PC ← PC + target
            endif
64  T:  target ← (offset15)46 || offset || 02
      condition ← (GPR[rs] = GPR[rt])
      T+1: If condition then
            PC ← PC + target
            endif

```

Assignment Project Exam Help

<https://tutorcs.com>

WeChat: cstutorcs

Instruction Execution

- PC → instruction memory, fetch instruction
- Register numbers → register file, read registers
- Depending on instruction class
 - Use ALU to calculate
 - Arithmetic result
 - Memory address for load/store
 - Branch comparison
 - Access data memory for load/store
 - $PC \leftarrow \text{target address or } PC + 4$


Assignment Project Exam Help

<https://tutorcs.com>

WeChat: cstutorcs


Multiplexers

- Can't just join wires together
- Use multiplexers




Multiplexers (1/3)

- For this multiplexer, what are we choosing between?




Multiplexers (2/3)

- For this multiplexer, what are we choosing between?




Multiplexers (3/3)

- For this multiplexer, what are we choosing between?



Control



Logic Design Basics

- **Information encoded in binary**
 - **Low voltage = 0, High voltage = 1**
 - **One wire per bit**
 - **Multi-bit data encoded on multi-wire buses**
- **Combinational element**
 - **Operate on data**
 - **Output is a function of input**
- **State (sequential) elements**
 - **Store information**

Assignment Project Exam Help


<https://tutorcs.com>

WeChat: cstutorcs

Combinational Elements


- AND-gate

- $Y = A \& B$



- Adder

- $Y = A + B$



Assignment Project Exam Help


<https://tutorcs.com>

WeChat: cstutorcs


- Arithmetic/Logic Unit

- Multiplexer

- $Y = S ? I1 : I0$



- $Y = F(A, B)$





Sequential Elements

- **Register: stores data in a circuit**
 - **Uses a clock signal to determine when to update the stored value**
 - **Edge-triggered: update when Clk changes from 0 to 1 (or 1 to 0)**

Assignment Project Exam Help

<https://tutorcs.com>

WeChat: cstutorcs



Sequential Elements



■ Register with write control

- Only updates on clock edge when write control input is 1
- Used when stored value is required later

Assignment Project Exam Help

<https://tutorcs.com>

WeChat: estutorcs





Clocking Methodology

- **Combinational logic transforms data during clock cycles**
 - **Between clock edges**
 - **Input from state elements, output to state element**
 - **If you care about a signal, it better be stored in a state element at the end of a clock cycle**
 - **Longest delay determines clock period**

Assignment Project Exam Help

<https://tutorcs.com>

WeChat: cstutorcs



Building a Datapath

■ Datapath

- Elements that process data and addresses in the CPU
 - Registers, ALUs, muxes, memories, ...

■ We will build a RISC-V datapath incrementally


- Refining the overview design

Assignment Project Exam Help

<https://tutorcs.com>

WeChat: cstutorcs

Instruction Fetch




R-Format Instructions

- Read two register operands
- Perform arithmetic/logical operation
- Write register result


Assignment Project Exam Help

<https://tutorcs.com>

WeChat: cstutorcs



a. Registers



b. ALU

Load/Store Instructions


- Read register operands
- Calculate address using 12-bit offset
 - Use ALU, but sign-extend offset
- Load: Read memory and update register
- Store: Write register value to memory

Assignment Project Exam Help


<https://tutorcs.com>

MemWrite

WeChat: cstutorcs Why 32? Input here is an entire instruction.



a. Data memory unit



b. Immediate generation unit

Branch Instructions


- Read register operands
- Compare operands
 - Use ALU, subtract and check Zero output
- Calculate target address
 - Sign-extend displacement
 - Shift left 1 place (halfword displacement)
 - Add to PC value

Assignment Project Exam Help

<https://tutorcs.com>

WeChat: cstutorcs

Branch Instructions



Composing the Elements


- **First-cut data path does an instruction in one clock cycle**
 - **Each datapath element can only do one function at a time**
 - **Hence, we need separate instruction and data memories**
- **Use multiplexers where alternate data sources are used for different instructions**

Assignment Project Exam Help


<https://tutorcs.com>

WeChat: cstutorcs

R-Type/Load/Store Datapath




Register-Register Timing: One complete cycle




An Abstract View of the Critical Path


- Ideal memory AND register file:
 - The CLK input is a factor ONLY during write operation
 - During read operation, behave as combinational logic:
 - Address valid => Output valid after "access time."



Full Datapath



Full Datapath



ALU Control

■ ALU used for

- Load/Store: $F = \text{add}$
- Branch: $F = \text{subtract}$
- R-type: F depends on opcode

Assignment Project Exam Help

<https://tutorcs.com>

ALU control	Function
0000	AND
0001	OR
0010	add
0110	subtract

WeChat: cstutorcs

ALU Control

- Assume 2-bit ALUOp derived from opcode
 - Combinational logic derives ALU control

opcode	ALUOp	Operation	funct7/3 fields	ALU function	ALU control
ld	00	load word	XXXXXXXXXXXX	add	0010
sd	00	store dword	XXXXXXXXXXXX	add	0010
beq	01	branch on equal	XXXXXXXXXXXX	subtract	0110
R-type	10	add	0000000/000	add	0010
		subtract	0100000/000	subtract	0110
		AND	0000000/111	AND	0000
		OR	0000000/110	OR	0001

The Main Control Unit

■ Control signals derived from instruction


ALU control	Function
0000	AND
0001	OR
0010	add
0110	subtract

Name (Bit position)	Fields					
	31:25	24:20	19:15	14:12	11:7	6:0
(a) R-type	funct7	rs2	rs1	funct3	rd	opcode
(b) I-type	immediate[11:0]	rs2	rs1	funct3	rd	opcode
(c) S-type	immed[11:5]	rs2	rs1	funct3	immed[4:0]	opcode
(d) SB-type	immed[12,10:5]	rs2	rs1	funct3	immed[4:1,11]	opcode


ALUOp		Funct7 field							Funct3 field			Operation
ALUOp1	ALUOp0	I[31]	I[30]	I[29]	I[28]	I[27]	I[26]	I[25]	I[14]	I[13]	I[12]	
0	0	X	X	X	X	X	X	X	X	X	X	0010
X	1	X	X	X	X	X	X	X	X	X	X	0110
1	X	0	0	0	0	0	0	0	0	0	0	0010
1	X	0	1	0	0	0	0	0	0	0	0	0110
1	X	0	0	0	0	0	0	0	1	1	1	0000
1	X	0	0	0	0	0	0	0	1	1	0	0001

these four bits are the only ones that matter for generating "operation"

Datapath With Control



R-Type Instruction




Assignment Project Exam Help

<https://tutorcs.com>

WeChat: cstutorcs

Load Instruction




Assignment Project Exam Help

<https://tutorcs.com>

WeChat: cstutorcs

BEQ Instruction



Assignment Project Exam Help

<https://tutorcs.com>

WeChat: cstutorcs

Performance Issues

- Longest delay determines clock period
 - Critical path: load instruction
 - Instruction memory → register file → ALU → data memory
→ register file
- Not feasible to vary period for different instructions
- Violates design principle
 - Making the common case fast
- We will improve performance by pipelining



Assignment Project Exam Help

<https://tutorcs.com>

WeChat: cstutorcs

Pipelining Analogy

- **Pipelined laundry: overlapping execution**
 - **Parallelism improves performance**
- **How many “stages” is this laundry process?**



Assignment Project Exam Help

<https://tutorcs.com>

WeChat: cstutorcs

Four loads:

- **Speedup**

$$= 8 / 3.5 = 2.3$$

Non-stop:

- **Speedup**

$$= 2n / 0.5n + 1.5 \approx 4$$

$$= \text{number of stages}$$

Good Exam Questions

- What are the datapath changes necessary to support new instruction X?
- Given a datapath, what are the control signals necessary to perform instruction Y?
- Given a set of control signals and opcodes, what is the logic for generating control signal Z?

Assignment Project Exam Help

<https://tutorcs.com>

WeChat: cstutorcs