Lecture 16:

Assignment Project Exam Help

The Memory Stem 2/3

Introduction to Computer Architecture UC Davis EEC 170, Fall 2019

Locality Properties of Patterns

Two locality properties of memory references:

- Temporal Locality: If a location is referenced it is likely to be referenced again in the near future.

https://tutorcs.com

WeChat: cstutorcs

- *Spatial* Locality: If a location is referenced it is likely that locations near it will be referenced in the near future.

Caches

Caches exploit both properties of patterns.

 Exploit temporal locality by remembering the contents of recently accessed locations.

Assignment Project Exam Help

https://tutorcs.com

- Exploit *spatial* locality by remembering blocks of contents of wechat: cstutorcs recently accessed locations.

Memory Hierarchy of a Modern Computer System

By taking advantage of the principle of *locality*:

Ks

Size (bytes):

100s

 Present the user with as much memory as is available in the cheapest technology.

Provide access at the speed offered by the fastest technology. Assignment Project Exam Help **Processor** https://tutorcs.com WeChat: cstutorcs **Control Tertiary** Secondary **Storage** Second/ **Storage** (Tape) **Third** Main (Disk) Memory Registers Level On-Chip Cache Datapath (DRAM) Cache (SRAM) (likely on chip) 10,000,000s 10s 10,000,000,000s Speed (ns): **1**s 100s (10s ms) (10s sec)


Ms

Gs


UC Davis EEC 170, Fall 2019

Direct Mapped Cache

- Location determined by address
- Direct mapped: only one choice
 - (Block address) modulo (#Blocks in cache)



Address Subdivision



Example: Larger Block Size

- 64 blocks, 16 bytes/block
 - 16 bytes/block means 4 bits of offset $(2^4 = 16)$
 - To what block number does address 1200 map?
- Block address = \[\frac{1200/16}{Assignment Project Exam Help} \]
 - I am the 75th 16-byte block in the address space
- Block number = 75 modulo 64 cstultores

63		10 9	4	1 .	3	0
	Tag		Index		Offset	
22	? bits		6 bits		4 bits	

Block Size Considerations

- Larger blocks should reduce miss rate
 - Due to spatial locality
- But in a fixed-sized cache
 - Larger blocks ⇒ fewer of them Exam Help
 - More competition: ##intereased miss rate

WeChat: cstutorcs

- Larger blocks ⇒ pollution
- Larger miss penalty
 - Can override benefit of reduced miss rate
 - Early restart and critical-word-first can help

Cache Misses

- On cache hit, CPU proceeds normally
 - This is (hopefully) the common case
 - This is one or a few cycles at most
- On cache miss
 Assignment Project Exam Help
 - Stall the CPU pipelines://tutorcs.com
 - Fetch block from next level of thierarchy
 - Instruction cache miss
 - Restart instruction fetch
 - Data cache miss
 - Complete data access

Example: Intrinsity FastMATH


- **Embedded MIPS processor**
 - 12-stage pipeline
 - Instruction and data access on each cycle
- Split cache: separate l-cache and D-cache

 Assignment Project Exam Help

 Each 16KB: 256 blocks × 16 words/block

- https://tutorcs.com
- D-cache: write-through or write-back (we will talk about this Wechat: cstutores later)
- SPEC2000 miss rates
 - **I-cache: 0.4%**
 - D-cache: 11.4%
 - Weighted average: 3.2%

Example: Intrinsity FastMATH




Associative Caches

- **Fully associative**
 - Allow a given block to go in any cache entry
 - Requires all entries to be searched at once
 - Comparator per entry (expensive) Assignment Project Exam Help n-way set associative

https://tutorcs.com


- Each set contains n entries **Chat:** cstutores
 - 1-way set associative == direct mapped
- Block number determines which set
 - (Block number) modulo (#Sets in cache)
- Search all entries in a given set at once
- *n* comparators (less expensive)


Associative Cache Example



Spectrum of Associativity

For a cache with 8 entries





Four-way set associative

Set	Tag	Data	Tag	Data	Tag	Data	Tag	Data
0								
1								

Eight-way set associative (fully associative)

Tag	Data														

Associativity Example

- Compare 4-block caches
 - Direct mapped, 2-way set associative, fully associative
 - Block access sequence: 0, 8, 0, 6, 8
 Assignment Project Exam Help
- Direct mapped https://tutorcs.com

WeChat: cstutorcs

Block	Cache index	Cache index Hit/miss		Cache content after access				
address	Cache index	1 111/1111155	0	1	2	3		
0	0	miss	Mem[0]					
8	0	miss	Mem[8]					
0	0	miss	Mem[0]					
6	2	miss	Mem[0]		Mem[6]			
8	0	miss	Mem[8]		Mem[6]			

Associativity Example

- Block access sequence: 0, 8, 0, 6, 8
- 2-way set associative

Block address	Cache index	Hit/miss	Se		t after access Set 1	
0	0	miss	Mem[0]			
8	o As	signment	ProjectEx	am Help		
0	0	hit	Mem[0]	Mem[8]		
6	0	https://tu	itores epm	Mem[6]		
8	0	miss	Mem[8]	Mem[6]		

WeChat: cstutorcs

Fully associative

Block address	Hit/miss	Cache content after access					
0	miss	Mem[0]					
8	miss	Mem[0]	Mem[8]				
0	hit	Mem[0]	Mem[8]				
6	miss	Mem[0]	Mem[8]	Mem[6]			
8	hit	Mem[0]	Mem[8]	Mem[6]			

How Much Associativity

- Increased associativity decreases miss rate
 - But with diminishing returns
- Simulation of a system with 64 KB D-cache, 16-word blocks, SPEC2000

Assignment Project Exam Help

- 1-way: 10.3%

https://tutorcs.com


- 2-way: 8.6%

WeChat: cstutorcs

- 4-way: 8.3%

- 8-way: 8.1%

Set Associative Cache Organization



Replacement Policy

- Direct mapped: no choice
- Set associative
 - Prefer non-valid entry, if there is one
 - Otherwise, choose among entries in the set Assignment Project Exam Help
- Least-recently used (LRU)
 https://tutorcs.com
 - Choose the one unused for the longest time
 - Simple for 2-way, manageable for 4-way, too hard beyond that
- Random
 - Gives approximately the same performance as LRU for high associativity

Measuring Cache Performance

- Components of CPU time
 - Program execution cycles
 - Includes cache hit time
 - Memory stall cycles Assignment Project Exam Help
 - Mainly from cache misses .com
- With simplifying assumptions: stutores

Memory stall cycles

Cache Performance Example

- Given
 - I-cache miss rate = 2%
 - D-cache miss rate = 4%
 - Miss penalty = 100 cycles

- Base CPI (ideal cache) = 2 https://tutorcs.com
- Load & stores are 36% of instructions
- Miss cycles per instruction
 - I-cache: $0.02 \times 100 = 2$
 - D-cache: $0.36 \times 0.04 \times 100 = 1.44$
- Actual CPI = 2 + 2 + 1.44 = 5.44
 - Ideal CPU is 5.44/2 = 2.72 times faster

Average Access Time

- Hit time is also important for performance
- Average memory access time (AMAT)
 - $AMAT = Hit time + Miss rate \times Miss penalty$
- Example

Assignment Project Exam Help

- CPU with 1 ns clock thit times = 1 cycle, miss penalty = 20 cycles, I-cache miss rate = 5% torcs
- AMAT = $1 + 0.05 \times 20 = 2$ ns
 - 2 cycles per instruction

Performance Summary

- When CPU performance increased
 - Miss penalty becomes more significant
- Decreasing base CPI
 - Greater proportion of time spent on memory stalls
- Increasing clock rate https://tutorcs.com
 - Memory stalls account for more CPU cycles
- Can't neglect cache behavior when evaluating system performance
 - Consequence: Increased attention to cache; more levels of cache

Multilevel Caches

- Primary cache attached to CPU
 - Small, but fast
- Level-2 cache services misses from primary cache
 - Larger, slower, but still faster than main memory
- Main memory services Lachernisses
- Some high-end systems include L3 crache

Multilevel Cache Example

- Given
 - CPU base CPI = 1, clock rate = 4GHz
 - Miss rate/instruction = 2%
 - Main memory access time = 100 ns Assignment Project Exam Help
- With just primary cachetps://tutorcs.com
 - Miss penalty = $100 \text{ ms/} \cdot 100 \text{ ms/}$
 - Effective CPI = $1 + 0.02 \times 400 = 9$

Example (cont.)

- Now add L2 cache
 - Access time = 5 ns
 - Global miss rate to main memory = 0.5%
 - Be careful on miss rates: miss rate on L2 alone, or global?
- Primary miss with L2 hitps://tutorcs.com
 - Penalty = 5 ns/0.25 as leat 20 cycles
- Primary miss with L2 miss
 - Extra penalty = 400 cycles
- \blacksquare CPI = 1 + 0.02 × 20 + 0.005 × 400 = 3.4
- Performance ratio = 9/3.4 = 2.6

Multilevel Cache Considerations

- Primary cache
 - Focus on minimal hit time
- L2 cache
 - Focus on low miss rate to avoid main memory access
 - Hit time has less one all impactom
- Results

WeChat: cstutorcs

- L1 cache usually small enough to allow single-cycle access
- L1 block size smaller than L2 block size

Main Memory Supporting Caches

- **Use DRAMs for main memory**
 - Fixed width (e.g., 1 word)
 - Connected by fixed-width clocked bus
 - Bus clock is typically slower than CPU clock Assignment Project Exam Help

 Example cache block read

https://tutorcs.com

- 1 bus cycle for address transfer
- 15 bus cycles per DRAM access
- 1 bus cycle per data transfer
- For 4-word block, 1-word-wide DRAM
 - Miss penalty = $1 + 4 \times 15 + 4 \times 1 = 65$ bus cycles
 - Bandwidth = 16 bytes / 65 cycles = 0.25 B/cycle

Summary

- **Two Different Types of Locality:**
 - Temporal Locality (Locality in Time): If an item is referenced, it will tend to be referenced again soon.
 - Spatial Locality (Locality in Space): If an item is referenced, items whose addresses are close by tend to be referenced soon.

 Assignment Project Exam Help
 By taking advantage of the principle of locality:
- - https://tutorcs.com

 Present the user with as much memory as is available in the cheapest WeChat: cstutorcs technology.
 - Provide access at the speed offered by the fastest technology.
- DRAM is slow but cheap and dense:
 - Good choice for presenting the user with a BIG memory system
- SRAM is fast but expensive and not very dense:
 - Good choice for providing the user FAST access time.

Interactions with Advanced CPUs


- Out-of-order CPUs can execute instructions during cache miss
 - Pending store stays in load/store unit
 - Dependent instructions wait in reservation stations
 - Independent instructions continue Assignment Project Exam Help
- Effect of miss depends program data flow
 - Much harder to analyzeat: cstutorcs
 - Use system simulation


Interactions with Software


- Misses depend on memory access patterns
 - **Algorithm behavior**
 - Compiler optimization for
 Assignment Project Exam Help
 memory access

https://tutorcs.com

WeChat: cstutorcs








Software Optimization via Blocking

- Goal: maximize accesses to data before it is replaced
- Consider inner loops of DGEMM:


```
for (int i = 0; i < m; i++) {
   for (int j = 0; j < n; ++j) {
      double ci/jssignn@fni Project] Exam Help
      for (int kkhttps0/iutores.com/k; kk++)
           cij += A[i*k+kk] * B[j+kk*n];
           C[j+i*n] = cij;</pre>
```

I did this indexing by hand and it's probably wrong



DGEMM Access Pattern

C, A, and B arrays




note you can transpose! might be helpful

Cache Blocked DGEMM

```
1 #define BLOCKSIZE 32
2 void do block (int n, int si, int sj, int sk, double *A, double
3 *B, double *C)
4 {
   for (int i = si; i < si+BLOCKSIZE; ++i)</pre>
5
    for (int j = sj; j < sj+BLOCKSIZE; ++j)</pre>
6
7
     double cij = C[i+j*n]; Assignment [Project Exam Help
8
9
     for( int k = sk; k < sk+BLOCKSIZE; k++ )</pre>
      cij += A[i+k*n] * B[k+j*n];/*Pcij+=A[i][k]*B[k][j] */
10
     C[i+j*n] = cij;/* C[i][j] = wijc*/at: cstutorcs
11
12
13 }
14 void dgemm (int n, double* A, double* B, double* C)
15 {
    for ( int sj = 0; sj < n; sj += BLOCKSIZE )
17
     for ( int si = 0; si < n; si += BLOCKSIZE )</pre>
18
      for ( int sk = 0; sk < n; sk += BLOCKSIZE )</pre>
19
       do block(n, si, sj, sk, A, B, C);
20 }
```

Blocked DGEMM Access Pattern




Four Questions for Caches and Memory Hierarchy

- Q1: Where can a block be placed in the upper level? (Block placement)
- Q2: How is a block found if it is in the upper level?
 (Block identification)
- Q3: Which block should be replaced on a miss?
 (Block replacement)


 Assignment Project Exam Help the replaced on a miss?
 https://tutorcs.com
- Q4: What happens on a write?
 (Write strategy)

Q1: Where can a block be placed in the upper level?

- Block 12 placed in 8 block cache:
 - Fully associative, direct mapped, 2-way set associative
 - S.A. Mapping = Block Number Modulo Number Sets



Q2: How is a block found if it is in the upper level?



- Direct indexing (using index and block offset), tag compares, or combination
- Increasing associativity shrinks index, expands tag

Q3: Which block should be replaced on a miss?


- Easy for Direct Mapped
- Set Associative or Fully Associative:
 - Random
 - LRU (Least Recently Used)
 Assignment Project Exam Help

https://tutorcs.com Associativity 2 wa We 2 hatayestutores 4 way 8 way 8 way Size LRU Random LRU Random LRU Random **16 KB** 5.2% 5.7% 4.7% 5.3% 4.4% 5.0% **64 KB** 1.9% 2.0% 1.5% 1.7% 1.4% 1.5% 256 KB 1.15% 1.17% 1.13% 1.13% 1.12% 1.12%

Random Replacement (Don McLane, UW)

- Build a single Pseudorandom Number generator for the WHOLE cache. On a miss, roll the dice and throw out a cache line at random.
- Updates only on misses.
- How do you build a random number generator (it's easier than you: mightsthink).


Overhead is O(log₂N) bits/cache!



Pseudorandom Linear Feedback Shift Register


Coun	ting	Seque	nce
11111	0x1F	01000	0x08
01111	0x0F	10100	0x14
00111	0x07	01010	0x0A
10011	0x13	10101	0x15
11001	0x19	11010	0x1A
01100	0x0C	11101	0x1D
10110	0x16	01110	$0 \times 0 E$
01011	0x0B	10111	0x17
00101	0×05	11011	0x1B
10010	0x12	01101	$0 \times 0 D$
01001	0x09	00110	0×06
00100	0×04	00011	0x03
00010	0×02	10001	0x11
00001	0x01	11000	0x18
10000	0x10	11100	0x1C
		11110	0x1E

3Cs Absolute Miss Rate (SPEC92)




2:1 Cache Rule

miss rate 1-way associative cache size X = miss rate 2-way associative cache size X/2



3Cs Relative Miss Rate




Q4: What happens on a write?

- What happens on a write miss?
 - Don't have to read data or check tags just write!
- Writes are more complex than reads:
 - Desirable: Cache is always a subset of memory ("consistent")

 Assignment Project Exam Help
 - So when we write to the cache, we also should write to the https://tutorcs.com
 memory as well ("write through")
 WeChat: cstutorcs
 - If we don't do this: "write back"
 - Write-through could lead to performance problems writing to memory could mean performance is proportional to memory time instead of cache time
 - Solution: "write buffer"

Write Buffer for Write Through



- A Write Buffer is needed between the Cache and Memory
 - Processor: writes data into the cache and the write buffer
 - Memory controller: write contents of the buffer to memory WeChat: cstutores
- Write buffer is just a FIFO:
 - Typical number of entries: 4
 - Must handle bursts of writes
 - Works fine if: Store frequency (w.r.t. time) << 1 / DRAM write cycle

Q4: What happens on a write?

- Write through—The information is written to both the block in the cache and to the block in the lower-level memory.
 - On a write miss, do we allocate space in the cache? Typically no, since all writes have to go to main memory anyway. This is called write hosiallocate. Project Exam Help
- Write back—The information is written only to the block in the cache. The modified cache block is written to main memory only when it is replaced.
 - On a write miss, do we allocate space in the cache? Typically yes, since we hope future writes might also be captured by the cache. This is called write allocate.

Q4: What happens on a write?

- Write through—The information is written to both the block in the cache and to the block in the lower-level memory.
- Write back—The information is written only to the block in the cache. The modified cache block is written to main memory only when it is replaced. Assignment Project Exam Help
 - is block clean or dirty?s://tutorcs.com
- Pros and Cons of each? WeChat: cstutores
 - WT: read misses cannot result in writes, also simpler
 - WB: no writes of repeated writes (so less bandwidth), more complex (dirty bit)
- WT always combined with write buffers so that don't wait for lower level memory