Lecture 18a:

Assignment Project Exam Help

Virtual{ization, Memory}

Introduction to Computer Architecture UC Davis EEC 170, Fall 2019

Virtual Machines

- Host computer emulates guest operating system and machine resources
 - Improved isolation of multiple guests
 - Avoids security and reliability problems
 - Aids sharing of resources Project Exam Help
- Virtualization has some performance impact
 - Feasible with modern high-performance computers
- Examples
 - IBM VM/370 (1970s technology!)
 - VMWare
 - Microsoft Virtual PC

Virtual Machine Monitor

- Maps virtual resources to physical resources
 - Memory, I/O devices, CPUs
- Guest code runs on native machine in user mode
 - Traps to VMM on privileged instructions and access to protected resources https://tutorcs.com
- Guest OS may be different from host QS
- VMM handles real I/O devices
 - Emulates generic virtual I/O devices for guest

Example: Timer Virtualization

- In native machine, on timer interrupt
 - OS suspends current process, handles interrupt, selects and resumes next process
- With Virtual Machine Monitor
 - VMM suspends current VM, Handles interrupt, selects and resumes next VM https://tutorcs.com
- If a VM requires timer interrupts stutores
 - VMM emulates a virtual timer
 - Emulates interrupt for VM when physical timer interrupt occurs
- Guest VM doesn't get any access to the raw machine. You can't trust it.

Instruction Set Support

- User and System modes
- Privileged instructions only available in system mode
 - Trap to system if executed in user mode
- All physical resources only accessible using privileged instructions
 https://tutorcs.com
 - Including page tables, interrupt controls, I/O registers
- Renaissance of virtualization support
 - Current ISAs (e.g., x86) adapting

Virtualization & Instruction Sets


- Goal of classical virtualization: Guest OS runs in user mode; any privileged instruction run by the guest OS is trapped and handled by the hypervisor
- "ARMv7 is not classically virtualizable because, among other reasons, the returnfrom-exception instruction, RFE, is not defined to trap when executed in user mode."
- "The [x86] ISA is not classically virtual zable; since some privileged instructions silently fail in user mode rather than trapping. WM ware's engineers famously worked around this deficiency with intricate dynamic binary translation software."
 - "Indeed, engineers from Intel Corporation were convinced their processors could not be virtualized in any practical sense. ... Unfortunately, the description of the x86 architecture, publicly available as the Intel Architecture Manual [Intel Corporation 2010], was at once baroquely detailed and woefully imprecise for our purpose. For example, the formal specification of a single instruction could easily exceed 8 pages of pseudocode while omitting crucial details necessary for correct virtualization."

Virtual Memory

- Use main memory as a "cache" for secondary (disk) storage
 - Managed jointly by CPU hardware and the operating system (OS)
- Programs share main memory Assignment Project Exam Help
 - Each gets a private virtual address space holding its https://tutorcs.com
 frequently used code and data
 - Protected from other programs
- CPU and OS translate virtual addresses to physical addresses
 - VM "block" is called a page
 - VM translation "miss" is called a page fault

Address Translation

Fixed-size pages (e.g., 4K)




Page Fault Penalty

- On page fault, the page must be fetched from disk
 - Takes millions of clock cycles
 - Handled by OS code
- Try to minimize page fault rate Assignment Project Exam Help
 - Fully associative placement_{res.com}
 - Smart replacement algorithms rcs

Page Tables


- Stores placement information
 - Array of page table entries, indexed by virtual page number
 - Page table register in CPU points to page table in physical memory
 Assignment Project Exam Help
 - Protected register, not user-accessible
- If page is present in memory: cstutorcs
 - PTE stores the physical page number
 - Plus other status bits (referenced, dirty, ...)
- If page is not present
 - PTE can refer to location in swap space on disk

Translation Using a Page Table



Physical address

Mapping Pages to Storage




Replacement and Writes

- To reduce page fault rate, prefer least-recently used (LRU) replacement
 - Reference bit (aka use bit) in PTE set to 1 on access to page
 - Periodically cleared to 0 by 0S Assignment Project Exam Help
 - A page with reference bit = 0 has not been used recently
- Disk writes take millions of cycles
 - Block at once, not individual locations
 - Write through is impractical
 - Use write-back
 - Dirty bit in PTE set when page is written

Fast Translation Using a TLB

- Address translation would appear to require extra memory references
 - One to access the PTE (virtual->physical translation)
 - Then the actual memory access Assignment Project Exam Help
- But access to page tables has good locality https://tutorcs.com
 - So use a fast cache of PTEs within the CPU
 - Called a Translation Look-aside Buffer (TLB)
 - Typical: 16–512 PTEs, 0.5–1 cycle for hit, 10–100 cycles for miss, 0.01%–1% miss rate
 - Misses could be handled by hardware or software

Fast Translation Using a TLB



2-Level TLB Organization

Characteristic	ARM Cortex-A53	Intel Core i7
Virtual address	48 bits	48 bits
Physical address	40 bits	44 bits
Page size	Variable: 4, 16, 64 KiB, 1, 2 MiB, 1 GiB	Variable: 4 KiB, 2/4 MiB
TLB organization	1 TLB for instructions and 1 TLB for data per core Both micro TLBs are fully associative with 10 entries, round robin Ject Exreplacement 64-entry, four way set associative TLBs TLB misses handled in hardware WeChat: cstutorcs	1 TLB for instructions and 1 TLB for data per core Both L1 TLBs are four-way set associative, LRU replacement L1 I-TLB has 128 entries for small pages, seven per thread for large pages
		TLB misses handled in hardware

TLB Misses

- If page is in memory
 - Load the PTE from memory and retry
 - Could be handled in hardware
 - Can get complex for more complicated page table structures Assignment Project Exam Help
 - Note Intel and ARM (previous slide) do this

WeChat: cstutorcs

- Or in software
 - Raise a special exception, with optimized handler
- If page is not in memory (page fault)
 - OS handles fetching the page and updating the page table
 - Then restart the faulting instruction

TLB Miss Handler

- TLB miss indicates
 - Page present, but PTE not in TLB
 - Page not present
- Pipeline must recognize TLB miss before destination register overwritten
 https://tutorcs.com
 - Raise exception WeChat: cstutorcs
- Handler copies PTE from memory to TLB
 - Then restarts instruction
 - If page not present, page fault will occur

Page Fault Handler

- Use faulting virtual address to find PTE
- Locate page on disk
- Choose page to replace
 - If dirty, write to disk first Project Exam Help
- Read page into memory and update page table
- Make process runnablevægain: cstutorcs
 - Restart from faulting instruction

TLB and Cache Interaction


If cache tag uses physical address

 Need to translate before cache lookup

Assignment Project Exam Help
Alternative: use virtual
https://tutorcs.com

 Complications due to aliasing

> Different virtual addresses for shared physical address



32

Data

Memory Protection

- Different tasks can share parts of their virtual address spaces
 - But need to protect against errant access
 - Requires OS assistance
- Hardware support for OS protection Assignment Project Exam Help
 - Privileged supervisor mode (akarkernel mode)
 - Privileged instructionshat: cstutorcs
 - Page tables and other state information only accessible in supervisor mode
 - System call exception (e.g., ecall in RISC-V)

Memory Hierarchy Summary

The following slides are for your review only. We will not cover them in class. I hope that you find all this material familiar at this point.

Assignment Project Exam Help

https://tutorcs.com

WeChat: cstutorcs

The Memory Hierarchy

The BIG Picture

- Common principles apply at all levels of the memory hierarchy
 - Based on notions of caching
- At each level in the hierarchy
 - Block placement Assignment Project Exam Help
 - Finding a block https://tutorcs.com
 - Replacement on a wishat: cstutores
 - Write policy

Block Placement

- Determined by associativity
 - Direct mapped (1-way associative)
 - One choice for placement
 - n-way set associative Assignment Project Exam Help
 - n choices within a set torcs.com
 - Fully associative WeChat: cstutorcs
 - Any location
- Higher associativity reduces miss rate
 - Increases complexity, cost, and access time

Finding a Block

- Hardware caches
 - Reduce comparisons to reduce cost
- Virtual memory
 - Full table lookup makes full associativity feasible
 - Benefit in reduced miss ratecs.com

Associativity	Chat: cstutorcs Location method	Tag comparisons
Direct mapped	Index	1
n-way set associative	Set index, then search entries within the set	n
Fully associative	Search all entries	#entries
i ully associative	Full lookup table	0

Replacement

- Choice of entry to replace on a miss
 - Least recently used (LRU)
 - Complex and costly hardware for high associativity
 - Random
 Assignment Project Exam Help
 - Close to LRU, easier/to implement
- Virtual memory WeChat: cstutorcs
 - LRU approximation with hardware support

Write Policy

- Write-through
 - Update both upper and lower levels
 - Simplifies replacement, but may require write buffer
- Write-back
 Assignment Project Exam Help
 - Update upper levelton!ytutorcs.com
 - Update lower levelwhen:blockisseplaced
 - Need to keep more state
- Virtual memory
 - Only write-back is feasible, given disk write latency

Sources of Misses

- Compulsory misses (aka cold start misses)
 - First access to a block
- Capacity misses
 - Due to finite cache size Assignment Project Exam Help
 - A replaced block is later accessed again
- Conflict misses (aka collisionamisses)cs
 - In a non-fully associative cache
 - Due to competition for entries in a set
 - Would not occur in a fully associative cache of the same total size

Cache Design Trade-offs

Design change	Effect on miss rate	Negative performance effect
Increase cache size	Decrease capacity gnment Project Exam Helr	May increase access time
Increase associativity	Decrease conflict https://tutorcs.com misses	May increase access time
Increase block size	WeChat: cstutorcs Decrease compulsory misses	Increases miss penalty. For very large block size, may increase miss rate due to pollution.

Pitfalls

- Byte vs. word addressing
 - Example: 32-byte direct-mapped cache,
 4-byte blocks
 - Byte 36 maps to block 1 Assignment Project Exam Help
 - Word 36 maps to block 4 https://tutorcs.com
- Ignoring memory system effects when writing or generating code
 - Example: iterating over rows vs. columns of arrays
 - Large strides result in poor locality

Pitfalls

- In multiprocessor with shared L2 or L3 cache
 - Less associativity than cores results in conflict misses
 - More cores ⇒ need to increase associativity
- Using AMAT to evaluate performance of out-pf-order processors
 - Ignores effect of notheblocked accesses
 - Instead, evaluate performance by simulation

Pitfalls

- Extending address range using segments
 - E.g., Intel 80286
 - But a segment is not always big enough
 - Makes address arithmetic complicated Assignment Project Exam Help
- Implementing a VMM pman/ISA not designed for virtualization
 - E.g., non-privileged instructions accessing hardware resources
 - Either extend ISA, or require guest OS not to use problematic instructions

Concluding Remarks

- Fast memories are small, large memories are slow
 - We really want fast, large memories ©
 - Caching gives this illusion
- Principle of locality

- Assignment Project Exam Help
 Programs use a small part of their memory space frequently https://tutorcs.com
- **Memory hierarchy**

WeChat: cstutorcs

- L1 cache ↔ L2 cache ↔ ... ↔ DRAM memory <→ disk
- Memory system design is critical for multiprocessors