Lecture 10:

Implementing a


Provechat: Statores 2/5

Introduction to Computer Architecture UC Davis EEC 170, Fall 2019


Introduction

- CPU performance factors
 - Instruction count
 - Determined by ISA and compiler
 - CPI and Cycle time
 - Determined by Purcard Wairet Exam Help
- We will examine two RISQ-Vpm/plementations
 - A simplified version WeChat: cstutorcs
 - A more realistic pipelined version
- Simple subset, shows most aspects
 - Memory reference: Id, sd
 - Arithmetic/logical: add, sub, and, or
 - Control transfer: beq

Full Datapath



Datapath With Control



Implementing Logic

- Possibly faster to factor logic into multiple stages
- Recall opcode (6 bits) + funct7 (7 bits) + funct3 (3 bits)
 - Likely a 16-bit function will be very complex!
- Instead, can we do this in stages? Decode the opcode separately from the other bits.

 https://tutorcs.com
 - Choice of encodings for opcodes can make this much easier

ALU Control

- ALU used for
 - Load/Store: F = add
 - Branch: F = subtract

- R-type: F depends on opcode

We want to eventually generate what's

below. How? Next slide VeChat: cstutorcs

Add 4	Shift left 1
PC Read address Instruction [31-0] Instruction memory	Instruction [6-0] MemRead MemtoReg ALUOp MemWrite ALUSrc RegWrite Instruction [19-15] Read register 1 Read data 1 register 2 Write Register 2 Write Read register 3 Write Read register 4 Read register 4 Read register 5 Read register 6 Read register 7 Read register 1 Read register 1 Read register 2 Write Read register 3 Read register 3 Read register 4 Read register 4 Read register 5 Read register 7 Read register 9 Read register 1 Read register 1 Read register 1 Read register 2 Read register 3 Read register 3 Read register 3 Read register 4 Read register 4 Read register 5 Read register 5 Read register 6 Read register 7 Read register 7 Read register 8 Read register 9 Read registe
ode Project Ex atecwhat	Instruction 370 32 Imm 64 Gen ALU control

ALU control	Function
0000	AND
0001	OR
0010	add
0110	subtract

ALU Control

- Assume 2-bit ALUOp derived from opcode (bits [6:0])
 - Then combinational logic derives ALU control
- Goal here: Set "ALU Control" as a function of ALUOp + funct7/3

opcode	ALUOp	Assignment	funct7/3 Project Exam	ALO Punction	ALU control
ld	00	load words://t	XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	add	0010
sd	00	WeCha store dword	t: cstutorcs XXXXXXXXXXX	add	0010
beq	01	branch on equal	XXXXXXXXX	subtract	0110
		add	000000/000	add	0010
P-type	10	subtract	0100000/000	subtract	0110
R-type		AND	000000/111	AND	0000
		OR	000000/110	OR	0001

The Main Control Unit

Control signals derived from instruction

opcode	ALUOp
ld	00
sd	00
beq	01
R-type	10


ALU control	Function
0000	AND
0001	OR
0010	add
0110	subtract

Name	Fields									
(Bit position	31:25	24:20	19:15	14:12	11:7	6:0				
Г			<u> </u>		· · · · · · · · · · · · · · · · · · ·					
(a) R-type	funct7	rs2	rs1	funct3	rd	opcode				
_	Assistance and Dusie of Errore Hele									
(b) I-type	immedia	Hillem Pi	roject Exa	funct3	erp _{rd}	opcode				
(c) S-type	immed[11:5]	ttps:2/tute	Orcs _{re} com	funct3	immed[4:0]	opcode				
-										
(d) SB-type	immed[12,10:5]	VeChat:	estutores	funct3	immed[4:1,11]	opcode				
-	,									


AL	J O p	Funct7 field						Funct3 field				
ALUOpi	ALUOp0	I[31]	I[30]	I [29]	I[28]	I[27]	I[26]	I[25]	I[14]	I[13]	I[12]	Operation
0	0	Х	Χ	Х	Х	X	X	X	Х	Х	Х	0010
X	1	Х	Х	Х	Х	X	Χ	X	Χ	Х	Χ	0110
1	X	0	0	0	0	0	0	0	0	0	0	0010
1	X	0	1	0	0	0	0	0	0	0	0	0110
1	X	0	0	0	0	0	0	0	1	1	1	0000
1	X	0	0	0	0	0	0	0	1	1	0	0001

these four bits are the only ones that matter for generating "operation = ALU control"


Datapath With Control




R-Type Instruction



Load Instruction



BEQ Instruction



Building an ISA

- Should we add this other instruction?
- How often would we use it?
- What are the changes to the {datapath, control}?
 - How complicated is the additional logic?

 Assignment Project Exam Help
 - Do we have the design time to add it?
 - Would it affect the writical path?cs

Good Exam Questions

- What are the datapath changes necessary to support new instruction X?
- Given a datapath, what are the control signals necessary to perform instruction Y?
- Given a set of control signals and opcodes, what is the logic for generating control signal Z?


WeChat: cstutorcs

Performance Issues

- Longest delay determines clock period
 - Critical path: load instruction
 - Instruction memory → register file → ALU → data memory
 - → register file Assignment Project Exam Help
 - But other instructions: don't take this long!
- Not feasible to vary period for different instructions
 - Clock distribution, among other issues
- Violates design principle
 - Making the common case fast
- We will improve performance by pipelining

Pipelining Analogy

- Pipelined laundry: overlapping execution
 - Parallelism improves performance
- How many "stages" is this laundry process?



- Speedup
 - = 8/3.5 = 2.3

Non-stop:

- Speedup
 - $= 2n/0.5n + 1.5 \approx 4$
 - = number of stages

RISC-V Pipeline

- Five stages, one step per stage
 - 1. IF: Instruction fetch from memory
 - 2. ID: Instruction decode & register read
 - 3. EX: Execute operation or calculate address
 - 4. MEM: Access memory/operandm
 - 5. WB: Write result wack to register

Pipeline Performance


- Assume time for stages is
 - 100ps for register read or write
 - 200ps for other stages
- Compare pipelined datapath with single-cycle datapath

https://tutorcs.com

WeChat: cstutorcs

Instr	Instr fetch	Register read	ALU op	Memory access	Register write	Total time
ld	200ps	100 ps	200ps	200ps	100 ps	800ps
sd	200ps	100 ps	200ps	200ps		700ps
R-format	200ps	100 ps	200ps		100 ps	600ps
beq	200ps	100 ps	200ps			500ps

Pipeline Performance




Pipeline Speedup

- If all stages are "balanced":
 - i.e., all take the same time
 - then: Time between instructions pipelined
 - = Time between instructions_{nonpipelined} Assignment Project Exam Help Number of stages

- If not balanced, speedup is less
- Speedup is due to increased throughput
 - Latency (time for each instruction) does not decrease
 - Pipelining helps throughput, not latency


Fetching the next instruction



WeChat: cstutorcs

- For "instruction fetch", must:
 - Go to memory and get instruction
 - Decode instruction to figure out how long it is
 - Increment program counter appropriately to point to next instruction

Fetching the next instruction




WeChat: cstutorcs

- For "decode", must:
 - Decode instruction to figure out what kind of instruction it is
 - Based on what instruction it is, fetch registers from the RF
 - That's a lot to do! How do we make it fast?

Pipelining and ISA Design

- RISC-V ISA designed for pipelining
 - All instructions are 32 bits
 - This is a critical aspect of the RISC philosophy
 - Easier to fetch and decode in one cycle
 Assignment Project Exam Help
 - c.f. x86: 1- to 17 byte instructions
 - Few and regular instruction formats
 - Can decode and read registers in one step
 - Load/store addressing
 - Can calculate address in 3rd stage, access memory in 4th stage

RISC-V Registers are always in the same place!




If we write to a register, it's here

We don't even have to decode an instruction to start register access!


Recap: RISC-V Pipeline

- Five stages, one step per stage
 - 1. IF: Instruction fetch from memory
 - 2. ID: Instruction decode & register read
 - 3. EX: Execute operation or calculate address
 - 4. MEM: Access memory/operandm
 - 5. WB: Write result wack to register

Conventional Pipelined Execution Representation




We Have No Time Machine



... that this instruction needs?


We Have No Time Machine



... that this instruction needs?

For correctness, we can delay issuing the "red" instruction until we know we can get the result from the "black" instruction.

RISC-V write/read order



- The "read" phase of the register file reads in the second half of the cycle
- The "write" phase of the register file writes in the first half of the cycle
- Thus an instruction can write a result then read the same result in the same clock cycle. (This is good!)

Hazards

- Situations that prevent starting the next instruction in the next cycle
- Structural hazards
 - A required resource is busy

Assignment Project Exam Help

Data hazard

https://tutorcs.com

- Need to wait for previous instruction to complete its data read/write
- Control hazard
 - Deciding on control action depends on previous instruction
- We can always resolve a hazard by waiting


Structural Hazards

- Conflict for use of a resource
- Example: In RISC-V pipeline with a single memory
 - Load/store requires data access
 - Instruction fetch would have to stall for that cycle
 - Would cause a pipeline "bubble"
- Hence, pipelined datapathsarequire separate instruction/data memories
 - Or separate instruction/data caches
- General strategy for addressing structural hazard: replicate

Data Hazards


 An instruction depends on completion of data access by a previous instruction ("data dependency")

Assignment Project Exam Help




Forwarding (aka Bypassing)

- Use result when it is computed
 - Don't wait for it to be stored in a register
 - Requires extra connections in the datapath



Load-Use Data Hazard


- Can't always avoid stalls by forwarding
 - If value not computed when needed
 - Can't forward backward in time!




Code Scheduling to Avoid Stalls

- Reorder code to avoid use of load result in the next instruction
- \blacksquare C code for a = b + e; c = b + f;

Assignment Project Exam Help



We Have No Time Machine



... but I'm the next instruction; what do I fetch?

Control Hazards


- Branch determines flow of control
 - Fetching next instruction depends on branch outcome
 - Pipeline can't always fetch correct instruction
 - Still working on ID stage of branch Assignment Project Exam Help

https://tutorcs.com

- In RISC-V pipeline WeChat: cstutorcs
 - Need to compare registers and compute target early in the pipeline
 - Add hardware to do it in ID stage

Stall on Branch

Wait until branch outcome determined before fetching next instruction



Branch Prediction

- There's a lot of work to evaluate a branch!
- High-performance pipelines are usually > 5 cycles
- Longer pipelines can't readily determine branch outcome early
 - Stall penalty becomes unacceptable Assignment Project Exam Help
- Predict outcome of branch://tutorcs.com
 - Only stall if prediction is two ongres
- In RISC-V pipeline
 - Can predict branches not taken
 - Fetch instruction after branch, with no delay

More-Realistic Branch Prediction

- Static branch prediction
 - Based on typical branch behavior
 - Example: loop and if-statement branches
 - Predict backward branches taken

- Assignment Project Exam Help
 Predict forward branches not taken https://tutorcs.com
- **Dynamic branch prediction**
 - Hardware measures actual branch behavior
 - e.g., record recent history of each branch
 - Assume future behavior will continue the trend
 - When wrong, stall while re-fetching, and update history
- If we have time later in the course, we'll spend more time on this

Pipeline Summary



- improves performance by increasing instruction throughput
 - Executes multiple instructions in parallel
 - Each instruction has the same latency
- Subject to hazards_{Assignment Project Exam Help}
 - Structure, data, control/tutorcs.com
- Instruction set design affects: complexity of pipeline implementation

RISC-V Pipelined Datapath

