Lecture 13:

Implementing a


Provectar: Statores 5/5

Introduction to Computer Architecture UC Davis EEC 170, Fall 2019

Superpipelined vs. Superscalar

- Superpipelined processors have longer instruction latency (in terms of cycles) than the SS processors, which can degrade performance in the presence of true dependencies
 - Note we're improving throughput at the expense of latency!
- Superscalar processors are more susceptible to resource conflicts
 - —but we can fix this with hardware!

Hardware limits to superpipelining?



Does Multiple Issue Work?



- Yes, but not as much as we'd like
- Programs have real dependencies that limit ILP
- Some dependencies are hard to eliminate
 - e.g., pointer aliasing Assignment Project Exam Help
- Some parallelism is hard to expose com
 - Limited window size during instruction issue
- Memory delays and limited bandwidth
 - Hard to keep pipelines full
- Speculation (next slide) can help if done well

Speculation

- "Guess" what to do with an instruction
 - Start operation as soon as possible
 - Check whether guess was right
 - If so, complete the operation
 - Assignment Project Exam Help
 If not, roll back and do the right thing
 https://tutorcs.com
- Common to static and dynamic multiple issue WeChat: cstutores
- Examples
 - Speculate on branch outcome
 - Roll back if path taken is different
 - Speculate on load
 - Roll back if location is updated

Compiler/Hardware Speculation

- Compiler can reorder instructions
 - e.g., move load before branch
 - Can include "fix-up" instructions to recover from incorrect guess

Assignment Project Exam Help

- Hardware can look ahead for instructions to execute https://tutorcs.com
 - Buffer results until it determines they are actually needed
 - Flush buffers on incorrect speculation

Context for VLIW

- Last lecture we looked at how hardware can (re)schedule instructions at runtime
- Now we'll look at instruction scheduling done at compile time ("static") using a compiler

Assignment Project Exam Help

https://tutorcs.com

VLIW Beginnings

VLIW: Very Long Instruction Word

[4] J. A. Fisher, "Very long instruction word architectures and the ELI-512," in *Proc. 10th Symp. Comput. Architecture*, IEEE, June 1983, pp. 140-150.

Assignment Project Exam Help

- Josh Fisher: idea grew of his Ph.D (1979) in compilers
- Led to a startup (MultiFlow) whose computers worked, but which went out of business ... the ideas remain influential.

History of VLIW Processors

- Started with (horizontal) microprogramming
 - Very wide microinstructions used to directly generate control signals in single-issue processors (e.g., IBM 360 series)
- VLIW for multi-issue processors first appeared in the Multiflow and Cydrome (in the Seignly 1980's ject Exam Help
- Recent commercial VLIW processors
 - Intel i860 RISC (dual mode: scalar and VLIW)
 - Intel I-64 (EPIC: Itanium and Itanium 2) [later today]
 - Transmeta Crusoe [also later today]
 - Lucent/Motorola StarCore, ADI TigerSHARC, Infineon (Siemens) Carmel

Static Multiple Issue Machines (VLIW)


- Static multiple-issue processors (aka VLIW) use the compiler to decide which instructions to issue and execute simultaneously
 - Issue packet—the set of instructions that are bundled together and issued in one clock cycle—think of it as one large instruction with multiple operations
 - The mix of instructions in the packet (bundle) is usually restricted—a single "instruction" with several predefined fields
 - The compiler does static branch prediction and code scheduling to reduce (ctrl) or eliminate (data) hazards

Static Multiple Issue Machines (VLIW)

- VLIWs have
 - Multiple functional units (like SS processors)
 - Multi-ported register files (again like SS processors)
 - Wide program bus Assignment Project Exam Help

https://tutorcs.com

RISC-V with Static Dual Issue



Scheduling Example

Schedule this for dual-issue RISC-V

```
Loop: ld x31,0(x20) // x31=array element add x31,x31,x21 // add scalar in x21 sd x31,0(x20) // store result addi x20,x20,-8 // decrement pointer blt x22,x20,Loop // branch if x22 < x20 https://tutorcs.com
```

	ALU/branchweChat: cs	Load/store	cycle
Loop:	nop	ld x31,0(x20)	1
	addi x20 ,x20,-8	nop	2
	add x31,x31,x21	nop	3
	blt x22,x20,Loop	sd x31,8(x20)	4

■ IPC = 5/4 = 1.25 (c.f. peak IPC = 2)

Loop Unrolling

- Loop unrolling—multiple copies of the loop body are made and instructions from different iterations are scheduled together as a way to increase ILP
- Apply loop unrolling (4 times for our example) and then schedule the resulting code Assignment Project Exam Help
 - Eliminate unnecessary loop overhead instructions
 - WeChat: cstutorcs
 Schedule so as to avoid load use hazards
- During unrolling the compiler applies register renaming to eliminate all data dependencies that are not true dependencies

Unrolled Code Example

```
lp: lw $t0,0($s1) # $t0=array element
                              lw $t1,-4($s1)  # $t1=array element
                              lw $t2,-8($s1) # $t2=array element
                              lw $t3,-12($s1) # $t3=array element
                             add $t0,$t0,$s2 # add scalar in $s2
                             add $t1,$t1,$s2  # add scalar in $s2
                              add $t2,$t2,$\frac{1}{2}\signment \text{grain} H\frac{1}{2}\signment \text{grain} H\fr
                             add $t3,$t3,$s2 https://ddoscalar in $s2
                                                                                                                                                                                            # store result
                              sw $t0,0($s1)
                              sw $t1,-4($s1) Wellsatorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutorstutor
                              sw $t2,-8($s1) # store result
                              sw $t3,-12($s1) # store result
                              addi $s1,$s1,-16 # decrement pointer
                                                                                                                                                                                           # branch if $s1 != 0
                              bne $s1,$0,lp
```

This is a slightly different loop than the one a few slides ago but your instructor is lazy and did not want to rewrite it.

The Scheduled Code (Unrolled)

	ALU or branch	Data transfer	CC
lp:	addi \$s1,\$s1,-16	lw \$t0,0(\$s1)	1
		lw \$t1,12(\$s1)	2
	add \$t0,\$t0,\$s2	lw \$t2,8(\$s1)	3
	add \$tassignment Project Example 1981	m Me \$p 3,4(\$s1)	4
	add \$t2,\$t2 \$tps://tutorcs.com	sw \$t0,16(\$s1)	5
	add \$t3,\$t3,\$\$2Chat: cstutorcs	sw \$t1,12(\$s1)	6
		sw \$t2,8(\$s1)	7
	bne \$s1,\$0,lp	sw \$t3,4(\$s1)	8

- Eight clock cycles to execute 14 instructions for a
 - CPI of 0.57 (versus the best case of 0.5)
 - IPC of 1.8 (versus the best case of 2.0)

What does N = 14 assembly look like?

ialu0e st.64 sb1.r0,r2,17#144 instr cl0 Two instructions from cl0 cgt.s32 li1bb.r4,r34,6#31 ialu1e Isb.r4,r8,r0 add.f64 cl0 falu0e lsb.r6,r40,r32 a scientific benchmark add.f64 ci0 falu1e cl0 ialu0l dld.64 fb1.r4,r2,17#208 fb1.r34,r1,17#216 cl1 ialu0e dld.64 (Linpack) for a cgt.s32 li1bb.r3,r32,zero cl1 ialu1e add.f64 MultiFlow CPU with cl1 falu0e Isb.r4,r8,r6 falu1e add.f64 lsb.r6,r40,r38 cl1 14 operations per Assignment Project Example Helpst.64 sb1.r2,r1,17#152 lib.r32,r36,6#32 add.u32 L23?3 true and r3 instruction. https://tutorcs.com L24?3; false or r4 lalu0e dld.64 fb0.r0,r2,17#224 li1bb.r3,r34,6#30 cgt.s32 cl0 ialu1e cl0falu0e mpy.f64 lfb.r10,r2,r10 mpy.f64 lfb.r42,r34,r42 falu1e cl0 sb0.r4,r2,17#160 ialu0i st.64

cI0

cl1

¢i1

cl1

cl1

cl1

cl1

cl1

cl0

ialu0e

ialu1e

falu0e

falu1e

ialu0l

ialu11

br

br

dld.64

cgt.s32

mpy.f64

mpy.f64

st.64

bor.32

faise or r4

true and r3

fb0.r32,r1,17#232

li1bb.r4,r35,6#29

sb0.r6,r1,17#168

ib0.r32,zero,r32

L25?3

L26?3;

lfb.r10,r0,r10

lfb.r42,r32,r42

Defining Attributes of VLIW

Compiler:

1. MultiOp: instruction containing multiple independent operations

Assignment Project Exam Help

2. Specified number of

resources of specified types


Assignment Project Exam Help

https://tutorcs.com

Add

WeChat: cstutorcs

Exposed, architectural latencies



VLIW instruction = 5 independent operations

Compiler Support for VLIW Processors

- The compiler packs groups of independent instructions into the bundle
 - Because branch prediction is not perfect, done by code reordering (trace scheduling)
- The compiler uses loop unrolling to expose more ILP https://tutorcs.com
- The compiler uses register renaming to solve name dependencies weChat: cstutorcs and ensures no load use hazards occur

Compiler Support for VLIW Processors

- While superscalars use dynamic prediction, VLIWs primarily depend on the compiler for extracting ILP
 - Loop unrolling reduces the number of conditional branches
 - Predication eliminates if-the-else branch structures by Assignment Project Exam Help replacing them with predicated instructions

https://tutorcs.com

- We'll cover this shortly
 We Chat: estutore
- The compiler predicts memory bank references to help minimize memory bank conflicts

VLIW Advantages

- Advantages
 - Simpler hardware (potentially less power hungry)
 - Potentially more scalable
 - Allow more instr's per VLIW bundle and add more FUs

https://tutorcs.com

VLIW Disadvantages

- Programmer/compiler complexity and longer compilation times
 - Deep pipelines and long latencies can be confusing (making peak performance elusive)
- Lock step operation, i.e., on hazard all future issues stall until hazard is resolved (heirce need for predication)
- Object (binary) code incompatibility
- Needs lots of program memory bandwidth
- Code bloat
 - Noops are a waste of program memory space
 - Loop unrolling to expose more ILP uses more program memory space

Review: Multi-Issue Datapath Responsibilities

- Must handle, with a combination of hardware and software
 - Data dependencies aka data hazards
 - True data dependencies (read after write)
 - Use data forwarding hardware Assignment Project Exam Help
 - Use compiler scheduling m
 - Storage dependence (akamame dependence)
 - Use register renaming to solve both
 - Antidependencies (write after read)
 - Output dependencies (write after write)

Review: Multi-Issue Datapath Responsibilities

- Must handle, with a combination of hardware and software
 - Procedural dependencies—aka control hazards
 - Use aggressive branch prediction (speculation) (next)
 - Use predication (future lecture)
 Assignment Project Exam Help

https://tutorcs.com

Review: Multi-Issue Datapath Responsibilities

- Must handle, with a combination of hardware and software
 - Resource conflicts—aka structural hazards
 - Use resource duplication or resource pipelining to reduce (or eliminate) resource conflicts

 Assignment Project Exam Help
 - Use arbitration for result and commit buses and register https://tutorcs.com
 file read and write ports
 WeChat: cstutorcs

Review: Multiple-Issue Processor Styles

- Dynamic multiple-issue processors (aka superscalar)
 - Decisions on which instructions to execute simultaneously (in the range of 2 to 8 in 2005) are being made dynamically (at run time by the hardware)
 - E.g., IBM Power 2, Intel x86, MIPS R10K, HP PA 8500 IBM
- Static multiple-issue processors (aka VLIW) Exam Help
 - Decisions on which instructions to execute simultaneously are being https://tutorcs.com
 made statically (at compile time by the compiler)
 - E.g., Intel Itanium and Itanium 2 for the IA-64 ISA EPIC (Explicit Parallel Instruction Computer)
 - 128 bit "bundles" containing 3 instructions each 41 bits + 5 bit template field (specifies which FU each instr needs)
 - Five functional units (IntALU, MMedia, DMem, FPALU, Branch)
 - Extensive support for speculation and predication

Avoiding branches

Consider the following code:

- How many instrs does this take on average (as is)?
- Write this code with no branches (4 instructions)
 - Why is this a useful exercise?

Conditional move

Consider a "conditional move" instruction:

```
CMOVZ dst, src, cond //copies src to dst if cond!=0
```

- MIPS, Alpha, PowerPC, SPARC, x86 (Pentium) have this
- RISC-V does not (we'll talk about this shortly)
 Assignment Project Exam Help

```
| // x is either or 1
| if (x == 0) {
| a = b;
|} else if (x == 1) {
| a = c;
|}
```

Write this code with no branches (2 instructions)

Predication

Predication can be used to eliminate branches by making the execution of an instruction dependent on a "predicate", e.g.,

- The use of (condition) indicates that the instruction is committed only if condition is true
- Predication can be used to speculate as well as to eliminate branches

Predication Main Idea


Convert control dependence to data dependence

Why is this better?

Assignment Project Exam Help

https://tutorcs.com

How do we support predication in hw?



Where to evaluate predicate

Can we evaluate the predicate early in the pipeline (annul the predicated instruction), before it gets to the ALUs?

Or should we evaluate the predicate (annul the predicated Assignment Project Exam Help instruction) late in the pipeline, after the operation has been https://tutorcs.com

Predicates Are Good

- Implementing short alternative control flows
- Eliminating unpredictable branches
- Reducing the overhead of global code scheduling

Assignment Project Exam Help

https://tutorcs.com

Predicates Are Bad

- Annulled predicated instructions still take resources
- If the predicate is evaluated late, it might cause a data hazard
- What about executing an operation across multiple branches?
- Possible speed penalty Assignment Project Exam Help

https://tutorcs.com

RISC-V designers on conditional moves/predication

"We consciously omitted support for conditional moves and predication. Both enable some form of if-conversion, a transformation by which some control hazards can be traded for data hazards. Conditional move instructions are much weaker than predication: they add to the critical code path, and they cannot in general be used to if-convert instructions that might cause exceptions, like loads and stores. Full predication is much more general, but adds tottheraschitectural state and consumes substantial opcode space as each instruction must be given an additional predicate operand. Both techniques complicate implementations with register renaming, since the old value of the destination register must be copied to the new physical register when the predicate is false. Finally, ifconversion is usually not profitable in the common case that the condition is predictable: branch prediction will succeed, sometimes with higher performance, since it obviates the extra data dependence."

EPIC Goal

- Support compiler-based exploitation of ILP
 - Predication
 - Compiler-based parallelism detection
 - Support for memory reference speculation

https://tutorcs.com

How EPIC extends VLIW

- Greater flexibility in indicating parallelism between instructions
 & within instruction formats
 - VLIW has a fixed instruction format
 - All ops within instr must be parallel Assignment Project Exam Help
 - EPIC has more flexible instruction formats
 - EPIC indicates parallelism between neighboring instructions
- Extensive support for software speculation

Intel/HP IA-64 "Explicitly Parallel Instruction Computer (EPIC)"

- IA-64: instruction set architecture
- 128 64-bit integer regs + 128 82-bit floating point regs
 - Not separate register files per functional unit as in some VLIW architectures

Assignment Project Exam Help


- Hardware checks dependencies https://tutorcs.com (interlocks => binary compatibility over time)
- Predicated execution (select 1 out of 64 1-bit flags) => 40% fewer mispredictions?

EPIC Instruction Format

Major **Minor Opcode or** Register Register Register Qualifying **Immediate Identifier Identifier Identifier Predicate** Opcode (4 bits) (10 bits) (6 bits) (7 bits) (7 bits) (7 bits)

- Major opcode (4 bits)signment Project Exam Help
- Minor opcode https://tutorcs.com
- Immediate operands (8 22 bits) tutorcs
- Register result identifier(s) (6 or 7 bits)
- Register operand identifiers (7 bits)
- Qualifying predicates (6 bits)
 - A few instructions do not have a QP (nearly all do!)

Instruction Formats: Bundles



Template identifies types of instructions in bundle and delineates independent operations (through "stops") Help

- Instruction types
 - M: Memory
 - I: Shifts and multimedia
 - A: ALU
 - B: Branch
 - F: Floating point
 - L+X: Long

https://tutorcs.com Template encodes types

WeChat: cstutorcs- MII, MLX, MMI, MFI, MMF, MI_I, M MI

- Branch: MIB, MMB, MFB, MBB, BBB
- Template encodes parallelism
 - All come in two flavors: with and without stop at end

EPIC Rules

Execution unit slot	Instruction type	Instruction description	Example instructions	
I-unit	A	Integer ALU	add, suatract independente Project I	
	I	Non-ALU integer	integer and multimedia shifts, bit tests, moves	
M-unit	A	Integer ALU	add, subtract, antipompareutores.co	
	M	Memory access	Loads and stores for integer/FP registers	
F-unit	F	Floating point	Floating-point in Floating-poi	
B-unit	В	Branches	Conditional branches, calls, loop branches	
L + X	L + X	Extended	Extended immediates, stops and no-ops	

Figure G.6 The five execution unit slots in the IA-64 architecture and what instructions types they may hold are shown. A-type instructions, which correspond to integer ALU instructions, may be placed in either an I-unit or M-unit slot. L + X slots are special, as they occupy two instruction slots; L + X instructions are used to encode 64-bit immediates and a few special instructions. L + X instructions are executed either by the I-unit or the B-unit.

Template	Slot 0	Slot 1	Slot 2
0	M	I	I
1	M	I	I
2	M	I	I
3	M	I	I
4	M	L	X
5	M	L	X
8	M	M	I
9	M	M	I
Exam He	n M	M	I
11	M	M	I
12	M	F	I
O M 13	M	F	I
14	M	M	F
15	M	M	F
CS 16	M	I	В
17	M	I	В
18	M	В	В
19	M	В	В
22	В	В	В
23	В	В	В
24	M	M	В
25	M	M	В
28	M	F	В
29	M	F	В

Figure G.7 The 24 possible template values (8 possible values are reserved) and the instruction slots and stops for each format. Stops are indicated by heavy lines and may appear within and/or at the end of the bundle. For example, template 9 specifies that the instruction slots are M, M, and I (in that order) and that the only stop is between this bundle and the next. Template 11 has the same type of instruction slots but also includes a stop after the first slot. The L + X format is used when slot 1 is L and slot 2 is X.

Evaluating Itanium

"The EPIC approach is based on the application of massive resources. These resources include more load-store, computational, and branch units, as well as larger, lower-latency caches than would be required for a superscalar processor. Thus, IA-64 gambles that sing the future op twer Will prot be the critical limitation, and that massive resources, along with the machinery to exploit them will not penalize performance with their adverse effect on clock speed, path length, or CPI factors." —M. Hopkins, 2000

Itanium Criticism

In a 2009 article on the history of the processor — "How the Itanium Killed the Computer Industry" — journalist John C. Dvorak reported "This continues to be one of the great fiascos of the last 50 years". Tech columnist Ashlee Vance commented that the delays and underperformance turned the product into a joke in the chip industry sintaminterview, Donald Knuth said "The Itanium approach Chwas supposed to be so terrific—until it turned out that the wished-for compilers were basically impossible to write."

Intel/HP IA-64 "Explicitly Parallel Instruction Computer (EPIC)"

- Itanium[™] was first implementation (2001)
 - 6-wide, 10-stage pipeline at 800 MHz on 0.18µ process
- Itanium 2™ ("Tukwila") is 2nd implementation (2005)
 - 6-wide, 8-stage pipeline at 1666 MHz on 0.13μ process
 - Caches: 32 KB I, 32 KB phr128 KB L21c1 28 KB L2Dp9216 KB L3
 - 2008: HP pays Intel \$440M to keep building Itanium from 2009–14
- Itanium 9500 ("Poulson"): Nov 2012 cstutores
 - 8 cores, 12-wide, 1.73–2.53 GHz, 32 nm process, 3.1B transistors
 - Caches: 32 MB shared L3; per-core: 6 MB L2, 512 L1I, 256 L1D
- Itanium 9700 "Kittson": launched in May 2017
 - "Notably, Kittson has no microarchitecture improvements over Poulson, only higher clock speeds. ... Intel has announced that the 9700 series will be the last Itanium chips produced"

Intel to Discontinue Itanium 9700 'Kittson' Processor, the Last of the Itaniums by Anton Shilov on January 31, 2019

- Intel on Thursday notified its partners and customers that it would be discontinuing its Itanium 9700-series (codenamed Kittson) processors, the last Itanium chips on the market. Under their product discontinuance plan, Intel will cease shipments of Itanium CPUs in mid-2021, or a bit over two years from now. The impact to hardware vendors should be minimal at this point HP Enterprise is the only company still buying the chips but it nonetheless marks the end of an era for Intel and their interesting experiment into a non-x86 VLIW-style architecture.
- The current-generation octa and quad-core Itanium 9700-series processors were introduced by Intel in 2017, in the process becoming the final processors based on the IA-64 ISA. Kittson for its part was a clockspeed-enhanced version of the Itanium 9500-series 'Poulson' microarchitecture launched in 2012, and featured a 12 instructions per cycle issue width, 4-way Hyper-Threading, and multiple RAS capabilities not found on Xeon processors back then. It goes without saying that the writing has been on the wall for Itanium for a while now, and Intel has been preparing for an orderly wind-down for quite some time.

https://www.anandtech.com/show/13924/intel-to-discontinue-itanium-9700-kittson-processor-the-last-itaniums


Jon Stokes, arstechnica, "Itanium uber alles? Not so fast", 10 Nov '05

"In the end, Itanium was designed from the ground up with ILP in mind. It turns out that in today's world, ILP is not the main factor limiting performance. The memory wall and the power wall are much bigger performance limiters, and Itanium was not designed to surmount either of those barriers. Yes, two side effects of its design arethatits core is relatively small and its pipeline is short, but that hymosmeans makes it somehow intrinsically better suited to multicore computing than a smallfootprint 000E design that needs less cache and that relies on TLP and other tricks to increase application performance."

Transmeta motivation

- Intel/AMD goals:
 - x86 compatibility
 - Fastest performance
- Transmeta goals: Assignment Project Exam Help
 - x86 compatibility https://tutorcs.com
 - lowest possible power consumption
 - reasonable performance


HW vs. SW approaches



Crusoe is VLIW

- **Functional units**
 - 1 FPU
 - 2 ALUs


 - 1 branch unit
- 64 registers



Efficion is VLIW


- Functional units
 - 2 FPUs
 - 2 ALUs
 - 2 load-store units.

 Project |
 - 2 "execute" units https://
 - 1 branch unit
 - 1 control unit
 - 1 alias unit
- 256b wide



David Ditzel, 2004 Fall Processor
Forum


Efficeon 2 Die Photo



Code Morphing

- x86 fed to Code Morphing layer
- CM translates chunk of x86 to VLIW
 - Output stored in translation cache
- CM watches execution:

 Assignment Project Exam Help
 - Frequently used chupks tare more heavily optimized WeChat: cstutorcs
 - Watches branches, can tailor speculation to history
- Some CM support in hardware



Why Do Dynamic Scheduling?

- Why not just let the compiler schedule code?
- Not all stalls are predicable
 - e.g., cache misses
- Can't always schedule around branches
 Assignment Project Exam Help
 - Branch outcome is dynamically determined
- Different implementations of and SAchave different latencies and hazards

Fallacies

- Pipelining is easy (!)
 - The basic idea is easy
 - The devil is in the details
 - e.g., detecting data hazards Assignment Project Exam Help
- Pipelining is independent of technology
 - So why haven't wevalways done pipelining?
 - More transistors make more advanced techniques feasible
 - Pipeline-related ISA design needs to take account of technology trends
 - e.g., predicated instructions

Pitfalls

- Poor ISA design can make pipelining harder
 - e.g., complex instruction sets (VAX, IA-32)
 - Significant overhead to make pipelining work
 - IA-32 micro-op approach Assignment Project Exam Help
 - e.g., complex addressing modes m
 - Register updateside effects; memory indirection
 - e.g., delayed branches
 - Advanced pipelines have long delay slots

Concluding Remarks

- ISA influences design of datapath and control
- Datapath and control influence design of ISA
- Pipelining improves instruction throughput
 using parallelism
 Assignment Project Exam Help
 - More instructions completed per second https://tutorcs.com
 - Latency for each instruction not reduced
- Hazards: structural, data, control
- Multiple issue and dynamic scheduling (ILP)
 - Dependencies limit achievable parallelism
 - Complexity leads to the power wall