#### Lecture 2:

# Instructions: Language of the Computer (1/2)

WeChat: cstutorcs

Introduction to Computer Architecture UC Davis EEC 170, Fall 2019

# Big picture for today

- Stored program computer: both programs and information are treated as data
  - "Information": text, pictures, videos, simulation data, etc.
- All data is stored in the "memory" of the machine Assignment Project Exam Help
- We wish to manipulate this data:
  <a href="https://tutorcs.com">https://tutorcs.com</a>
  - Some data is instructions; we will treat that data as instructions and execute/evaluate them (but also treat them as data! e.g., linking against other code)
  - Some data is information; our instructions will operate on this information
- Today's topic: What are these instructions?

### **Instruction Set**

- The repertoire of instructions of a computer
- Different computers have different instruction sets
  - But with many aspects in common
- **Early computers had very simple instruction sets**Assignment Project Exam Help
  - Simplified implementation https://tutorcs.com
- Many modern computers also have simple instruction sets
- Since the 1980s, the dominant philosophy has been toward simpler ("reduced", "RISC") instruction sets as opposed to complex ("CISC")
  - x86 is an exception, but x86 CPUs are RISC underneath

### The RISC-V Instruction Set

- Used as the example throughout the book
- Developed at UC Berkeley as open ISA
- Now managed by the RISC-V Foundation (<u>riscv.org</u>)
- Typical of many modern ISAs Assignment Project Exam Help
  - See RISC-V Reference Data tear-out card
- Similar ISAs have a large share of embedded core market
  - Applications in consumer electronics, network/storage equipment, cameras, printers, ...

### **Arithmetic Operations**

- Add and subtract, three operands
  - Two sources and one destination
- add a, b, c // a gets b + c
  - What are a, b, and c? Assignment Project Exam Help
  - add only operates on integer data (what's an integer?)
  - Note: RISC V instructions: put the destination first
- All arithmetic operations have this form
- Design Principle 1: Simplicity favors regularity
  - Regularity makes implementation simpler
  - Simplicity enables higher performance at lower cost

### **Arithmetic Example**

■ C code:

```
f = (g + h) - (i + j);
```

Compiled RISC-V code:

```
add t0, g, h // temp t0 = g + h add t1, i, j Assignment inpjett Exam Help j sub f, t0, t1 // https://tuttorts@com t1
```


WeChat: cstutorcs

### **RISC-V Reference Card**

Google it to find it



It'll be attached to your exams



What this says:

- WeChat: cstutorcs
- ADD is an "R" type instruction (you don't know this yet)
- ADD's operands are rd (destination), rs1 (source 1), rs2 (source 2)
- SUB is ~the same as ADD

### Register Operands

- Where is the data stored?
- Arithmetic instructions use register operands
  - Important! In RISC-V, all arithmetic instructions ONLY use register operands
- RISC-V has a 32 × 64-bit register file
  - Use for frequently accessed data
  - 64-bit data (in RISC-V) is called a "doubleword"
    - 32 × 64-bit general purpose registers x0 to x31
  - 32-bit data is called a "word"
- Design Principle 2: Smaller is faster
  - c.f. main memory: millions of locations

### **RISC-V Registers**

- x0: the constant value 0
- x1: return address
- x2: stack pointer
- **x3: global pointer**Assignment Project Exam Help
- **x4:** thread pointer <a href="https://tutorcs.com">https://tutorcs.com</a>
- $\blacksquare$  x5 x7, x28 x31: temporaries stutores
- x8: frame pointer
- $\blacksquare$  x9, x18 x27: saved registers
- x10 x11: function arguments/results
- $\blacksquare$  x12 x17: function arguments

### Register Operand Example

C code:

$$f = (g + h) - (i + j);$$
  
- f,..., j in x19, x20,..., x23


Assignment Project Exam Help


Compiled RISC-V code:

```
add x5, x20, x21
add x6, x22, x23 WeChat: cstutorcs
sub x19, x5, x6
```

### Memory Operands (architectural decisions)

- Main memory used for composite data
  - Arrays, structures, dynamic data
- To apply arithmetic operations:
  - Load values from memory into registers
  - Store result from register to meinor y xam Help
- Memory is byte addressed ttps://tutorcs.com
  - Each address identifies an 8 bit bytecs
- RISC-V is Little Endian
  - Least-significant byte at least address of a word [processors]
  - c.f. Big Endian: most-significant byte at least address [network]
- RISC-V does not require words to be aligned in memory
  - Unlike some other ISAs





https://en.wikipedia.org/wiki/Endianness

### **Memory Operand Example**

#### C code:

```
A[12] = h + A[8];
```

- h in x21, base address of A in x22
- Compiled RISC-V code:

Assignment Project Exam Help
- Index 8 requires offset of 64

https://tutorcs.com

- 8 bytes per doubleword cstutores

```
x9, 64(x22) // x9 < - Mem[x22 + 64]
■ ld
 add x9, x21, x9
 sd x9, 96(x22) // Mem[x22 + 96] <- <math>x9
```

ld dest, imm(src):

dest: destination register

imm: immediate (integer)

src: base memory address, in register

# Registers vs. Memory

- Registers are (much) faster to access than memory
- Operating on memory data requires loads and stores
  - More instructions to be executed
- Compiler must use registers for variables as much as possible Assignment Project Exam Help
  - Only spill to memory for less frequently used variables
  - Register optimization is important!

### **Immediate Operands**

Constant data specified in an instruction

```
addi x22, x22, 4 // add the number 4 to // x22, store back in x22
```

- Make the common caset last tutores.com
  - Small constants are common
  - Immediate operand avoids a load instruction

Arithmetic	ADD	R	ADD	rd,rs1,rs2
ADD 1	immediate	I	ADDI	rd,rs1,imm
	SUBtract	R	SUB	rd,rs1,rs2
Load L	Jpper Imm	U	LUI	rd,imm
Add Upper 1	Imm to PC	U	AUIPC	rd,imm

# **Unsigned Binary Integers**

Given an n-bit number

$$x = x_{n-1}2^{n-1} + x_{n-2}2^{n-2} + \dots + x_12^1 + x_02^0$$

Range: 0 to +2<sup>n</sup> - Assignment Project Exam Help

Example

- https://tutorcs.com
- 0000 0000 ... 0000 for the contraction of the co
- Using 64 bits: 0 to +18,446,774,073,709,551,615

### **Numbers**

- Bits are just bits (no inherent meaning)
  - conventions define relationship between bits and numbers
- Binary numbers (base 2)
  - 0000 0001 0010 0011 0100 0101 0110 0111 1000 1001...
  - decimal: 0..2<sup>n</sup>-1 Assignment Project Exam Help
- Of course it gets more complicated: https://tutorcs.com
  - numbers are finite (overflow)
    WeChat: cstutorcs
  - fractions and real numbers
  - negative numbers
  - RISC-V restrictions (e.g., no RISC-V subi instruction; addi can add a negative number)
- How do we represent negative numbers?
  - i.e., which bit patterns will represent which numbers?

# **Possible Representations**

000 = +0 $000 = +0$ $001 = +1$ $001 = +1$ $010 = +2$ $010 = +2$ $011 = +3$ $010 = +2$ $011 = +3$ $010 = +2$ $100 = -0$ $100 = -4$ $101 = -1$ $101 = -3$ $110 = -2$ $110 = -1$ $111 = -3$ $111 = -0$	Sign Magnitude	One's Complement	<b>Two's Complement</b>
010 = +2 $010 = +2$ $011 = +3$ $010 = +2$ $100 = -0$ $100 = -4$ $101 = -1$ $101 = -3$ $110 = -2$ $110 = -1$	000 = +0	000 = +0	000 = +0
011 = +3AssQhhentH3 oject Exam Help $011 = +3$ $100 = -0$ $100 = -4$ $101 = -1$ $101 = -3$ $110 = -2$ $110 = -1$ $110 = -2$	001 = +1	001 = +1	001 = +1
100 = -0 $100 = -4$ $101 = -1$ $101 = -3$ $110 = -2$ $110 = -1$ $110 = -2$ $110 = -2$	010 = +2	010 = +2	010 = +2
101 = -1 $1001$ Chat2 cstutores $101 = -3$ $110 = -2$ $110 = -2$	011 = +3	Ass@hment Broject Exam Help	011 = +3
110 = -2	100 = -0	100 s=//t3torcs.com	100 = -4
	101 = -1	101Chat2 cstutores	101 = -3
111 = -3	110 = -2	110 = -1	110 = -2
	111 = -3	111 = -0	111 = -1

- In all these, the most significant bit is the "sign bit"
- Issues: balance, number of zeros, ease of operations

# **2s-Complement Signed Integers**

Given an n-bit number

$$x = -x_{n-1}2^{n-1} + x_{n-2}2^{n-2} + \dots + x_12^1 + x_02^0$$

Assignment Project Exam Help

Range:  $-2^{n-1}$  to  $+2^{n-1}$  -1 -1 https://tutorcs.com

Example

- WeChat: cstutorcs
- Using 64 bits: -9,223,372,036,854,775,808 to 9,223,372,036,854,775,807

# **2s-Complement Signed Integers**

- Bit 63 (the *most significant* bit, MSB) is sign bit
  - 1 for negative numbers
  - 0 for non-negative numbers
- $-(-2^{n-1})$  can't be represented

Assignment Project Exam Help
Non-negative numbers have the same unsigned and 2s-

complement representation https://tutorcs.com

WeChat: cstutorcs

Some specific numbers

**- 0:** 0000 0000 ... 0000

**-** -1: 1111 1111 ... 1111

- Most-negative: 1000 0000 ... 0000

- Most-positive: 0111 1111 ... 1111

# **Signed Negation**

- Complement and add 1
  - Complement means  $1 \rightarrow 0, 0 \rightarrow 1$
  - Complement means "flip all the bits"

$$x + x = 111$$
 Assignment Project Exam Help

- https://tutorcs.com

 $x + x = 111$  Assignment Project Exam Help

- WeChat: cstutorcs

- **■** Example: negate +2
  - $+2 = 0000\ 0000\ \dots\ 0010_{two}$
  - $-2 = 1111111111...1101_{two} + 1$ = 111111111...1110<sub>two</sub>

# **Sign Extension**

- Representing a number using more bits
  - Preserve the numeric value
- Replicate the sign bit to the left
  - c.f. unsigned values: extend with 0s
- **Examples: 8-bit to 16-bit**Assignment Project Exam Help
  - $+2:0000\ 0010 => \frac{\text{https://tutorcs.com}}{0000\ 0000\ 0000\ 0010}$
  - **-2: 1111 1110 => 1111 1111 1111 1110**

 1 .			•		_	4 •		1
In	KI	ISC-	V II	nst	rua	atio	n s	set

Loads	Load Byte	I	LB	rd,rs1,imm		
	Load Halfword	I	LH	rd,rs1,imm		
	Load Word	I	LW	rd,rs1,imm	$L\{D Q\}$	rd,rs1,imm
Load	Byte Unsigned	I	LBU	rd,rs1,imm		
Load	d Half Unsigned	I	LHU	rd,rs1,imm	L{W D}U	rd,rs1,imm

- 1b: sign-extend loaded byte
- 1bu: zero-extend loaded byte

### Representing Instructions

- Instructions are encoded in binary
  - Called "machine code"
  - How do we get from add x5, x20, x21 to binary?
- RISC-V instructions

- Encoded as 32-bit instruction words
- Big picture: We divide the 32-bit instruction word into "fields", each of a few bits, and encode different pieces information from the instruction into each field
- Small number of formats encoding operation code (opcode), register numbers, ...
- Regularity!

### Hexadecimal

- Base 16
  - Compact representation of bit strings
  - 4 bits ("nibble") per hex digit
  - Ox means "I'm hexadecimal" Assignment Project Exam Help

<u>0</u>	0000	4 h	ttps9/199torc	s.c8m	<u>1000</u>	<u>C</u>	<u>1100</u>
1	<u>0001</u>	<u>5</u> V	VeChalcst	utoecs	<u>1001</u>	<u>d</u>	<u>1101</u>
2	<u>0010</u>	<u>6</u>	<u>0110</u>	<u>a</u>	<u>1010</u>	<u>e</u>	<u>1110</u>
<u>3</u>	<u>0011</u>	7	<u>0111</u>	<u>b</u>	<u>1011</u>	<u>f</u>	<u>1111</u>

- **Example:** 0x eca8 6420
  - **1110 1100 1010 1000 0110 0100 0010 0000**

### **RISC-V R-format Instructions**

funct7	rs2	rs1	funct3	rd	opcode
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits

#### Instruction fields

- opcode: operationizantent Project Exam Help
- rd: destination register number
- funct3: 3-bit function code (additional opcode)
- rs1: the first source register number
- rs2: the second source register number
- *funct7*: 7-bit function code (additional opcode)

### **R-format Example**

add x9, x20, x21

funct7	rs2	rs1	funct3	rd	opcode
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits

Assignment Project Exam Help

https://tutorcs.com

0	21 We	Cha <b>20</b> cstu	tores0	9	51
0000000	10101	10100	000	01001	0110011

 $0000\,0001\,0101\,1010\,0000\,0100\,1011\,0011_{two} = 015A04B3_{16}$ 

# Opcode Map

RV32I Base Instruction Set

	imm[31:12]			rd	0110111	LUI
	imm[31:12]					AUIPC
imr	imm[20 10:1 11 19:12]			rd	1101111	JAL
imm[11:0	0]	rs1	000	rd	1100111	JALR
imm[12 10:5]	rs2	rs1	000	imm[4:1 11]	1100011	BEQ
imm[12 10:5]	rs2	rs1	001	imm[4:1 11]	1100011	BNE
imm[12 10:5]	rs2	rs1	100	imm[4:1 11]	1100011	BLT
imm[12 10:5]	rs2	rs1	101	imm[4:1 11]	1100011	BGE
imm[12 10:5]	rs2	rs1	110	imm[4:1 11]	1100011	BLTU
imm[12 10:5] ^	ssignmer	t Projec	t Exai	imm[41[11] n Help	1100011	BGEU
imm[f1:0		it i rsijec	t logan	H High	0000011	LB
imm[11:0	0]	rs1	001	rd	0000011	LH
imm[11:0	o https://	tutores.	COM	rd	0000011	LW
imm[11:0		rs1	100	rd	0000011	LBU
imm[11:0		at: cs1	101	rd	0000011	LHU
imm[11:5]	i vysecn	at. Estut	01608	imm[4:0]	0100011	SB
imm[11:5]	rs2	rs1	001	imm[4:0]	0100011	SH
imm[11:5]	rs2	rs1	010	imm[4:0]	0100011	SW
imm[11:0	0]	rs1	000	rd	0010011	ADDI
imm[11:0	0]	rs1	010	rd	0010011	SLTI
imm[11:0	0]	rs1	011	rd	0010011	SLTIU
imm[11:0	0]	rs1	100	rd	0010011	XORI
imm[11:0	0]	rs1	110	rd	0010011	ORI
imm[11:0	0]	rs1	111	rd	0010011	ANDI
0000000	shamt	rs1	001	rd	0010011	SLLI
0000000	shamt	rs1	101	rd	0010011	SRLI
0100000	shamt	rs1	101	rd	0010011	SRAI
0000000	rs2	rs1	000	rd	0110011	ADD
0100000	rs2	rs1	000	rd	0110011	SUB
UUUUUUU	ran	ra1	<b>NN1</b>	rd	N1 1 N N 1	CII

### **RISC-V I-format Instructions**

- Immediate arithmetic and load instructions
  - rs1: source or base address register number
  - immediate: constant operand, or offset added to base address

- 2s-complement, sign extended https://tutorcs.com
- How big can this immediate be?
- Why did they pick this size?
- Advantages/disadvantages of making it bigger/smaller?

immediate	rs1	funct3	rd	opcode
12 bits	5 bits	3 bits	5 bits	7 bits

### RISC-V I-format vs. R-format

#### I-format:

immediate	rs1	funct3	rd	opcode
12 bits	5 bits	3 bits	5 bits	7 bits

#### R-format:

funct7	rs2	https://tutorcs/woth	rd	opcode
7 bits	5 bits	We@hitst: cstudeites	5 bits	7 bits

- Design Principle 3: Good design demands good compromises
  - Different formats complicate decoding, but allow 32-bit instructions uniformly
  - Keep formats as similar as possible

### **RISC-V S-format Instructions**

- Different immediate format for store instructions
  - rs1: base address register number
  - rs2: source operand register number
  - immediate: offset added to base address Assignment Project Exam Help
    - Split so that rs1tandtrs2rfields always in the same place

WeChat: cstutorcs

imm[11:5]	rs2	rs1	funct3	imm[4:0]	opcode
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits

### RISC-V I-format vs. R-format vs. S-format

#### I-format:

immediate	rs1	funct3	rd	opcode
12 bits	5 bits	3 bits	5 bits	7 bits

#### R-format:

Assignment Project Exam Help

funct7	rs2	https://tutorcs/woth	rd	opcode
7 bits	5 bits	We@bist: cstudeites	5 bits	7 bits

#### S-format:


imm[11:5]	rs2	rs1	funct3	imm[4:0]	opcode
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits

### The BIG Picture

### **Stored Program Computers**

- Instructions represented in binary, just like data
- Instructions and data stored in memory
- Programs can operate on programs
  Assignment Project Exam Help

- e.g., compilers, linkers, https://tutorcs.com
- Binary compatibility allows compiled programs to work on different computers
  - Standardized ISAs



Processor

### **Logical Operations**

#### Instructions for bitwise manipulation

<u>Operation</u>	<u>C</u>	<u>Java</u>	RISC-V
Shift left	<u>&lt;&lt;</u>	<u>&lt;&lt;</u>	<u>slli</u>
Shift right As	signm <mark>en</mark> t Proj	ect Exam Help	<u>srli</u>
Bit-by-bit AND	https½//tutoro	s.com <u>&amp;</u>	and, andi
Bit-by-bit OR	WeChat: cst	utorcs 1	<u>or, ori</u>
Bit-by-bit XOR	^_	^_	von voni
Bit-by-bit NOT	~	~	<u>xor, xori</u>

Useful for extracting and inserting groups of bits in a word

# **Shift Operations**


- immed: how many positions to shift
- Shift left logical
  - Shift left and fill with 0 bits
  - slli by *i* bits multiplies by 2<sup>*i*</sup>
- Shift right logical
  Ass

- Shift right and fill with 0 bits
- WeChat: cstutorcs
   srli by i bits divides by 2' (unsigned only)
- Also arithmetic right shifts that fill with sign bit (srai)
  - Why not an arithmetic left shift?

funct6	immed	rs1	funct3	rd	opcode
6 bits	6 bits	5 bits	3 bits	5 bits	7 bits

# **AND Operations**


- Useful to mask bits in a word
  - Select some bits, clear others to 0
- $\blacksquare$  and x9,x10,x11



### **OR Operations**

- Useful to include bits in a word
  - Set some bits to 1, leave others unchanged

or x9, x10, x11



# **XOR Operations**

- Differencing operation
  - Set some bits to 1, leave others unchanged

xor x9,x10,x12 // NOT operation

<i>x</i> 10	00000000 00000000 https://tutoresogomonoooo 00000000 00001101 11000000	
x12	WeChat: cstutorcs 11111111 11111111 11111111 11111111 1111	
х9	11111111 11111111 11111111 11111111 1111	

## **Conditional Operations**

- Branch to a labeled instruction if a condition is true
  - Otherwise, continue sequentially

- beq rs1, rs2, L1, Assignment Project Exam Help
  - if (rs1 == rs2) branch to instruction labeled L1

- bne rs1, rs2, L1
  - if (rs1!= rs2) branch to instruction labeled L1

### **Compiling If Statements**

#### C code:

```
if (i==j) f = g+h;
else f = g-h;
```

- f, g, ... in x19, x20, ...

Assignment Project Exam Help
Compiled RISC-V code:

https://tutorcs.com bne x22, x23 Else

add x19, x20, x21

beg x0, x0, Exit // unconditional

Else: sub x19, x20, x21

Exit: ...

Assembler calculates addresses

Exit:

j = = j?

i = j

f = g + h

i≠j

Else:

f = q - h

#### **Compiling Loop Statements**

#### C code:

```
while (save[i] == k) i += 1;
```

i in x22, k in x24, address of save in x25

#### Compiled RISC-V code:

```
Assignment Project Exam Help


Loop: slli x10, x22, 3
    add x10, x10, x25

ld x9, 0( MeC)hat:/@stattor@@ optimize this with an immediate?
    bne x9, x24, Exit
    addi x22, x22, 1
    beq x0, x0, Loop

Exit: ...
```

# Aside on addressing modes


x86 has many more addressing modes than RISC-V



- RISC-V can do:
  - register
  - reg+off
  - (small) absolute

#### **Basic Blocks**

- A basic block is a sequence of instructions with
  - No embedded branches (except at end)
  - No branch targets (except at beginning)



#### **More Conditional Operations**

- blt rs1, rs2, L1
   if (rs1 < rs2) branch to instruction labeled L1</li>
- bge rs1, rs2, L1
  - if (rs1 >= rs2) branch to instruction labeled L1
    Assignment Project Exam Help
- Example

https://tutorcs.com

- if (a > b) a  $\sqrt[4]{e}$ Chat; cstua in x22, b in x23

```
bge x23, x22, Exit // branch if b >= a
addi x22, x22, 1
Exit:
```

## Signed vs. Unsigned

- Signed comparison: blt, bge
- Unsigned comparison: bltu, bgeu
- Example

  - $-x23 = 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0001$
  - x22 < x23 //wighed cstutorcs
    - **-** -1 < +1
  - x22 > x23 // unsigned
    - -+4,294,967,295>+1

# **Procedure Calling**

- Steps required
  - Place parameters in registers x10 to x17
  - Transfer control to procedure
  - Acquire storage for procedure Assignment Project Exam Help
    - "Storage" may he both register and memory space
  - Perform procedures operations cs
  - Place result in register for caller
  - Return to place of call (address in x1)

#### **Procedure Call Instructions**

**Procedure call: jump and link** 

```
jal x1, ProcedureLabel
```

- Address of following instruction put in x1
- Jumps to target address

Procedure return: jump and link register https://tutorcs.com

jalr x0, 0(x1)

- Like jal, but jumps to 0 + address in x1
- Use x0 as rd (x0 cannot be changed)
- Can also be used for computed jumps
  - e.g., for case/switch statements

### **Leaf Procedure Example**

C code:

- f in x20
- temporaries x5, x6
- Callee needs to save x5, x6, x20 on "stack" (magic data structure, we will describe shortly)

"leaf procedures"

make no function


calls

### **Leaf Procedure Example**

#### RISC-V code:

```
leaf_example:
   addi sp,sp,-24
       x5,16(sp)
   sd
                           Save x5, x6, x20 on stack
   x6,8(sp)
                      Assignment Project Exam Help
   x20,0(sp)
                         https://tutorcs.com
  add x5, x10, x11
       x6, x12, x1
  add
   sub
       x20, x5, x6
                           copy f to return register
   addi x10,x20,0
   ld
      x20,0(sp)
   1d \times 6,8(sp)
                           Restore x5, x6, x20 from stack
   ld
      x5,16(sp)
   addi sp, sp, 24
                           Return to caller
   jalr x0,0(x1)
```

#### Local Data on the Stack



## Register Usage (Convention)

- $\blacksquare$  x5 x7, x28 x31: temporary registers
  - Not preserved by the callee

- x8 x9, x18 x27: saved registers Assignment Project Exam Help
  - If used, the callee sayes and restores them

#### **Non-Leaf Procedures**

- Procedures that call other procedures
- For nested call, caller needs to save on the stack:
  - Its return address
  - Any arguments and temporaries needed after the call
- Restore from the stack after the call m

### Non-Leaf Procedure Example

C code:

- Argument n in x10
- Result in x10

## **Leaf Procedure Example**

#### RISC-V code:

```
if (n < 1) return 1;
                                                               else return n * fact(n - 1);
fact:
     addi sp, sp, -16
         x1,8(sp)
                             Save return address and n on stack
     sd
         x10,0(sp)
     sd
     addi x5,x10,-1
                            x5 = n - 1
                             if n Assignment Project Exam Help
     bge x5, x0, L1
                             Else, set return value to Jrcs.com
     addi x10, x0, 1
                             Pop stack, don't bother restoring values
     addi sp, sp, 16
                             Return WeChat: cstutorcs
     jalr x0,0(x1)
L1: addi x10,x10,-1
                             n = n - 1
                             call fact(n-1), write next instruction's address into x1, result will be in x10
     jal x1, fact
                             move result of fact(n - 1) to x6
     addi x6,x10,0
                             Restore caller's n
           x10,0(sp)
     ld
         x1,8(sp)
                             Restore caller's return address
     ld
     addi sp, sp, 16
                             Pop stack
                             return n * fact(n-1)
     mul x10, x10, x6
     jalr x0,0(x1)
                             return
```


long long int fact (long long int n)

### **Memory Layout**

- Text: program code
- Static data: global variables
  - e.g., static variables in C,
     constant arrays and strings
     Assignment Project Exam Help
  - x3 (global pointer) initialized https://tutorcs.com

    to address allowing ±offsets 0000 0000 1000 0000 hex

    into this segment PC→ 0000 0000 0040 0000 hex
- Dynamic data: heap
  - E.g., malloc in C, new in Java
- Stack: automatic storage



#### Local Data on the Stack

- Local data allocated by callee
  - e.g., C automatic variables
- Procedure frame (activation record)
  - Used by some compilers to manage stack storage

Assignment Project Exam Help

