#### **Lecture 5:**

# Arisignment Project Example p 1/3

https://tutorcs.com

WeChat: cstutorcs


Introduction to Computer Architecture UC Davis EEC 170, Fall 2019

### **Arithmetic for Computers**

- Operations on integers
  - Addition and subtraction
  - Multiplication and division
  - Dealing with overflow Assignment Project Exam Help
- Floating-point real numberstutores.com
  - Representation and operations res

### **Arithmetic**

- Where we've been:
  - Performance (seconds, cycles, instructions)
  - Abstractions:
    - Instruction Set Architecture
      Assignment Project Exam Help
    - Assembly Language and Machine Language
- What's up ahead: WeChat: cstutorcs
  - Number Representation
  - Implementing an ALU
  - Implementing the Architecture



### 32 bit signed numbers

### **Two's Complement Operations**

- Negating a two's complement number: invert all bits and add 1
  - remember: "negate" and "invert" are quite different!
- Converting *n* bit numbers into numbers with more than *n* bits:
  - RISC V n bit immediate gets converted to 64 bits for arithmetic
  - copy the most significant bit (the sign bit) into the other bits

- "sign extension" (lbu vs. lb)

```
- mem [x1] = 0xff
- lb x2, 0(x1) -> x2 = ffff ffff
- lbu x2, 0(x1) -> x2 = 0000 00ff
```

#### **Addition & Subtraction**

- Two's complement operations easy
  - subtraction using addition of negative numbers

$$0111 (7)$$
  $0111 (7)$   $+ 1010 (-6)$   $- 0110 (6)$ 

Assignment Project Exam Help

https://tutorcs.com

### **Addition & Subtraction**

- Overflow (result too large for finite computer word):
  - adding two n-bit numbers does not yield an n-bit number

```
1111
+ <u>0001</u>
10000 Assignment Project Exam Help
```


- How about -1 + -1 https://tutorcs.com

### **Detecting Overflow**

- No overflow when adding a positive and a negative number
- No overflow when signs are the same for subtraction
- Overflow occurs when the value affects the sign:
  - overflow when adding two positives yields a negative
  - Assignment Project Exam Help or, adding two negatives gives a positive https://tutorcs.com
  - or, subtract a negative from a positive and get a negative weChat: cstutorcs
  - or, subtract a positive from a negative and get a positive
- Consider the operations A + B, and A − B
  - Can overflow occur if B is 0?
  - Can overflow occur if A is 0?
- HW problem on figuring out exact criteria

### **Integer Addition**

**■ Example:** 7 + 6



- Overflow if result out of rangehat: cstutorcs
  - Adding +ve and -ve operands, no overflow
  - Adding two +ve operands
    - Overflow if result sign is 1
  - Adding two –ve operands
    - Overflow if result sign is 0

### Integer Subtraction

- Add negation of second operand
- **Example:** 7 6 = 7 + (-6)

```
+7:0000 0000 ... 0000 0111
```

<u>-6:1111 1111 ... 1111 1010</u>

+1:0000 0000 . A point Project Exam Help

- Overflow if result out of range tutorcs.com
  - Subtracting two +ve or two -ve operands, no overflow
  - Subtracting +ve from –ve operand
    - Overflow if result sign is 0
  - Subtracting –ve from +ve operand
    - Overflow if result sign is 1

#### **Effects of Overflow**

- An exception (interrupt) occurs
  - Control jumps to predefined address for exception
  - Interrupted address is saved for possible resumption
- Details based on software system / language
  - example: flight contion vs. Homework assignment
  - C/Java do not detect dyepflowitorcs.com
  - Fortran (evidently) candetect overflow
- Don't always want to detect overflow
  - MIPS instructions (but not RISC-V): addu, addiu, subu
    - RISC-V advocates branches on overflow instead
  - addiu sign-extends
  - sltu, sltiu for unsigned comparisons

#### **Arithmetic for Multimedia**

- Graphics and media processing operates on vectors of 8-bit and 16-bit data
  - Use 64-bit adder, with partitioned carry chain
     (this probably doesn't mean anything to you yet, but wait until the end of secture)t Project Exam Help
    - Operate on 8x81bit/4x16-bit, or 2x32-bit vectors
  - SIMD (single-instruction, multiple-data)
- Saturating operations
  - On overflow, result is largest representable value
    - c.f. 2s-complement modulo arithmetic
  - E.g., clipping in audio, saturation in video

Problem: Consider a logic function with three inputs: A, B, and C.

- Output D is true if at least one input is true Assignment Project Exam Help
- Output E is true if exactly two inputs are true https://tutores.com
- Output F is true only if all three inputs are true

Show the truth table for these three functions.

Assignment Project Exam Help

https://tutorcs.com

Show the Boolean equations for these three functions.

Assignment Project Exam Help

https://tutorcs.com

Show an implementation consisting of inverters, AND, and OR gates.

Assignment Project Exam Help

https://tutorcs.com

#### You should know ...

- Boolean algebra
- Logic gates (and, or, not, xor, nor, multiplexors [muxes], decoders, etc.)
- Converting between equations, truth tables, and gate Assignment Project Exam Help representations

https://tutorcs.com

Critical path


WeChat: cstutorcs

- Clocking, and registers / memory
- **■** Finite state machines

COD5e Appendix A summarizes this material

### **Bit Slices**

Concentrate on one bit of the adder:



- Could we build the same hardware for every bit?
  - This is a good idea. Why?
  - Each bit's hardware is called a "bit slice"

### **Bit Slices**

Concentrate on one bit of the adder:

0111
+ 0110
Assignment Project Exam Help

https://tutorcs.com

Needs:

- WeChat: cstutorcs
- 2 inputs (A and B)
- Carry from previous slice (Cin)
- Output (Sum)
- Carry to next slice (Cout)

#### Truth Table for Adder Bit Slice

3 inputs (A, B, Cin); 2 outputs (Sum, Cout)


Α	В	Cin	Sum	Cout
0	O A saignm	0	0	0
0	0	ent Project Ex 1 ://tutorcs.com	1	0
0	1 1	hat: cstutorcs	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

### **Adder Equations**

- Sum =  $(A \oplus B) \oplus Cin$
- $\blacksquare \quad Carry = AB + ACin + BCin$
- Abstract as "Full Adder":


  Assignment Project Exam Help

https://tutorcs.com



### **Cascading Adders**

Cascade Full Adders to make multibit adder:



### Lest you think this is only theoretical ...



#### **Arithmetic for Multimedia**

- Graphics and media processing operates on vectors of 8-bit and 16-bit data
  - Use 64-bit adder, with partitioned carry chain (this probably doesn't mean anything to you yet, but wait until the end of seigture) t Project Exam Help
    - Operate on 8×8 bit, 4×16-bit, or 2×32-bit vectors
  - SIMD (single-instruction, multiple-data)
- Saturating operations
  - On overflow, result is largest representable value
    - c.f. 2s-complement modulo arithmetic
  - E.g., clipping in audio, saturation in video

#### **Truth Table for Subtractor Bit Slice**


3 inputs (A, B, Bin); 2 outputs (Diff, Bout)


Α	В	Bin	Diff	Bout
0	0	0	0	0
0	0	nent Project Ex s://tutorcs.com	1	1
0	1 1	Chat: cstutores	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

### **Cascading Subtractors**


Cascade Full Subtrs to make multibit subtr:









This is common—it's what we'll do (for example) for logic functions (and, or, etc.)






$$S = A + \sim B + 1$$

First, negate B ...





## RISC-V instruction encodings

RV32I Base Instruction Set								
	rd	0110111	LUI					
	imm[31:12]			rd	0010111	AUIPC		
imr	imm[20 10:1 11 19:12]			rd	1101111	JAL		
imm[11:0	0]	rs1	000	rd	1100111	JALR		
imm[12 10:5]	rs2	rs1	000	imm[4:1 11]	1100011	BEQ		
imm[12 10:5]	rs2	rs1	001	imm[4:1 11]	1100011	BNE		
imm[12 10:5]	rs2	rs1	100	imm[4:1 11]	1100011	BLT		
imm[12 10:5]	rs2	rs1	101	imm[4:1 11]	1100011	BGE		
imm[12 10:5]	rs2	rs1	110	imm[4:1 11]	1100011	BLTU		
imm[12 10:5]	rs2	rs1	111	imm[4:1 11]	1100011	BGEU		
imm[11:		nt Broje	000	$\operatorname{rd}$	0000011	LB		
imm[11/:0	ssignme	nt Broje	Ctotex	am Help	0000011	LH		
imm[11:0	1	rs1	010	$\operatorname{rd}$	0000011	LW		
imm[11:0	<u>,                                    </u>	//turs1	<del>s.q00</del> m	rd	0000011	LBU		
imm[11:0		rsi	101	rd	0000011	LHU		
imm[11:5]	rs2	rs1	000	imm[4:0]	0100011	SB		
imm[11:5]	<sup>1</sup> WeC	hatrscstu		imm[4:0]	0100011	SH		
imm[11:5]	rs2	rs1	010	imm[4:0]	0100011	SW		
imm[11:0	,	rs1	000	rd	0010011	ADDI		
imm[11:0	,	rs1	010	rd	0010011	SLTI		
imm[11:0	<u>,                                      </u>	rs1	011	rd	0010011	SLTIU		
imm[11:0		rs1	100	rd	0010011	XORI		
imm[11:0	,	rs1	110	rd	0010011	ORI		
imm[11:0	0]	rs1	111	rd	0010011	ANDI		
0000000	shamt	rs1	001	rd	0010011	SLLI		
0000000	shamt	rs1	101	rd	0010011	SRLI		
0100000	shamt	rs1	101	rd	0010011	SRAI		
0000000	rs2	rs1	000	rd	0110011	ADD		
0100000	rs2	rs1	000	rd	0110011	SUB		
0000000	rs2	rs1	001	rd	0110011	SLL		
0000000	rs2	rs1	010	rd	0110011	SLT		
0000000	rs2	rs1	011	rd	0110011	SLTU		
000000		1	100	1	A11AA11	VOD		

### RISC-V instruction encodings (funct7)

■ ADD: 0000000

■ SUB: 0100000

#### Assignment Project Exam Help

https://tutorcs.com

0000000	shamt	Ve <b>Cha</b> t: cs	tutoncs	$\operatorname{rd}$	0010011	SLLI
0000000	shamt	rs1	101	$\operatorname{rd}$	0010011	SRLI
0100000	shamt	rs1	101	$\operatorname{rd}$	0010011	SRAI
0000000	rs2	rs1	000	$\operatorname{rd}$	0110011	ADD
0100000	rs2	rs1	000	$\operatorname{rd}$	0110011	SUB
0000000	rs2	rs1	001	$\operatorname{rd}$	0110011	SLL
0000000	rs2	rs1	010	$\operatorname{rd}$	0110011	SLT
0000000	rs2	rs1	011	$\operatorname{rd}$	0110011	SLTU

### RISC-V instruction encodings (funct3)

■ ADDI: 000

■ SLTI: 010

SLTIU: 011

■ SLT: 010

■ SLTU: 011

Assignment Pro

https://tuto

WeChat: c


000	$\operatorname{rd}$	0010011	ADDI
010	$\operatorname{rd}$	0010011	SLTI
011	$\operatorname{rd}$	0010011	SLTIU
100	$\operatorname{rd}$	0010011	XORI
oject <sup>0</sup> Ex	am Helb	0010011	ORI
111	$\operatorname{rd}$	0010011	ANDI
orc@@om	$\operatorname{rd}$	0010011	SLLI
101	$\operatorname{rd}$	0010011	SRLI
estutores	$\operatorname{rd}$	0010011	SRAI
000	$\operatorname{rd}$	0110011	ADD
000	$\operatorname{rd}$	0110011	SUB
001	$\operatorname{rd}$	0110011	SLL
010	$\operatorname{rd}$	0110011	SLT
011	rd	0110011	SLTU

## MIPS Opcode Map

	2826 Op				ode			
3129	0	1	2	3	4	5	6	7
0	SPECIAL	REGIMM	J	JAL	BEQ	BNE	BLEZ	BGTZ
1	ADDI	ADDIU	SLTI	SLTIU	ANDI	ORI	XORI	LUI
2	COP0	COP1	COP2	*	BEQL	BNEL	BLEZL	BGTZL
3	DADDIε	DADDIUε	LDLε	LDRε	*	*	*	*
4	LB	LH	LWL	LW	LBU	LHU	LWR	LWUε
5	SB	SH	SWL	SW	SDLε	SDRe	SWR	CACHE δ
6	LL	LWC1	LWC2	*	LLDε	LDC1	LDC2	LDε
7	SC	SWC1 A	Assignn	nent Pro	oj <b>ect</b> <sub>E</sub> x	camo He	psDC2	SDε
	20			SDECIAL (	function			
53	0	1	http	s://tuto	function rcs.com	1 5	6	7
0	SLL	*	SRL	SRA	SLLV	*	SRLV	SRAV
1	JR	JALR	*We	Chat: c	SEVIEDAUS	BREAK	*	SYNC
2	MFHI	MTHI	MFLO	MTLO	DSLLVε	*	DSRLVε	DSRAVε
3	MULT	MULTU	DIA	DIVU	DMULΤε	DMULTUε	DDIVε	DDIVUε
4	ADD	ADDU	SUB	SUBU	AND	OR	XOR	NOR
5	٨	^	SLI	SLIU	DADDε	DADDUε	DSUΒε	DSUBUε
6	TGE	TGEU	TLT	TLTU	TEQ	*	TNE	*
7	DSLLε	*	DSRLε	DSRAε	DSLL32ε	*	DSRL32ε	DSRA32ε
				DECIM				
00 10	1816 0	1	2	REGIMI 3	virt 4	5	6	7
2019 0	BLTZ	BGEZ	BLTZL	BGEZL	*	*	*	*
1	TGEI	TGEIU	TLTI	TLTIU	TEQI	*	TNEI	*
2	BLTZAL	BGEZAL	BLTZALL	BGEZALL	*	*	*	*
3	*	*	*	*	*	*	*	*
				l				

#### **But What About Performance?**

- Critical path of one bitslice is CP
- Critical path of n-bit rippledcarry adder is n\*CP
- **Design Trick:**




CarryIn0

#### Truth Table for Adder Bit Slice


3 inputs (A, B, Cin); 2 outputs (Sum, Cout)

A	В	Cin	Sum	Cout
0	0	0	0	0
0	0	1	1	0
0	1 htt	ps://tuto@s.com	1	0=Cin
0	1 W	Chat: cstutorcs	0	1=Cin
1	0	0	1	0=Cin
1	0	1	0	1=Cin
1	1	0	0	1
1	1	1	1	1


## Carry Look Ahead (Design trick: peek)




### **CLA vs. Ripple**




## Cascaded Carry Look-ahead (16-bit)




### Design Trick: Guess (or "Precompute")



 $CP(2n) = CP(n) + CP(m \frac{\Delta s}{2}) signment Project Exam Help$ 




### Carry Skip Adder: reduce worst case delay



Just speed up the slowest case for each block WeChat: cstutorcs

Exercise: optimal design uses variable block sizes (why?)



#### **Adder Lessons**

- Reuse hardware if possible
  - +/- reuse is compelling argument for 2's complement
- For higher performance:
  - Look for critical path, optimize for it Assignment Project Exam Help Reorganize equations https://tutorcs.com [propagate/generate/carry lookahead] WeChat: cstutorcs
  - Precompute [carry save]
  - Reduce worst-case delay [carry skip]