#### **Lecture 9:**

# Implementing a

Introduction to Computer Architecture UC Davis EEC 170, Fall 2019

#### Introduction


- CPU performance factors
  - Instruction count
    - Determined by ISA and compiler
  - CPI and Cycle time
    - Determined by Purcard Wairet Exam Help
- We will examine two RISQ-Vpm/plementations
  - A simplified version WeChat: cstutorcs
  - A more realistic pipelined version
- Simple subset, shows most aspects
  - Memory reference: Id, sd
  - Arithmetic/logical: add, sub, and, or
  - Control transfer: beq

## How to Design a Processor

- 1. Analyze instruction set => datapath requirements
  - the meaning of each instruction is given by the *register transfers* (what affects state?)
  - datapath must include storage element for ISA registers
    - possibly more signment Project Exam Help
  - datapath must support each register transfer
- Select set of datapath components and establish clocking methodology
- 3. Assemble datapath meeting the requirements
- 4. Analyze implementation of each instruction to determine setting of control points that effects the register transfer
- 5. Assemble the control logic


## Ingredients: Register file


- How big is this in RISC-V?
- 1 "data port"
  - For what operations is this used?
- 3 "register port"s
  - For what operations are these used?
- Control (not shown)



## **Ingredients: Memories**

- What is the instruction memory used for?
- What is the data memory used for?
- Why doesn't the instruction memory have a data port?
- Why do we have two different memories? Help






## Ingredients: ALU

- This is the same ALU we designed last lecture
- 2 inputs, 1 output
  - Do all RISC-V instructions fit into 2 inputs, 1 output?


Assignment Project Exam Help

https://tutorcs.com


WeChat: cstutorcs



## Ingredients: PC and adders



### **CPU Overview**




## **Register Transfers**

All start by fetching the instruction

```
op | rs1 | rs2 | rd | funct{3,7} <= MEM[ PC ] # PC is Program Counter op | rs1 | rd | imm <= MEM[ PC ]
```

```
■ inst
                                                             HDL descriptionignment Project Exam Help
                                                             R[rd] \leftarrow R[rs1] + R[rs2] + R[rs2] + R[rs1] + R[rs2] + R[
              ADD
                                                             R[rd] \leftarrow R[rs1]_{W} R[rs2];_{cstutores}
                                                                                                                                                                                                                                                                   PC \le PC + 4
              SUB
              OR
                                                             R[rt] \le R[rs1] | R[rs2];
                                                                                                                                                                                                                                                                   PC \le PC + 4
                                                                                                                                                                                                                                                                    PC \le PC + 4
              AND
                                                             R[rt] <= R[rs1] & R[rs2];
               LOAD
                                                             R[rt] \le MEM[R[rs1] + imm];
                                                                                                                                                                                                                                                                    PC \le PC + 4
                                                                                                                                                                                                                                                                 PC \leq PC + 4
              STORE MEM[R[rs1] + imm] \le R[rs2];
               BEQ
                                                                                                                                                                                                                                                                    PC \le PC + 4 + \{imm < < 1\}
                                                             if (R[rs1] == R[rs2])
                                                                                                                                                                                                                                                                    PC \le PC + 4
                                                                                   else
```

### **ADDIU** in MIPS manual



Format: ADDIU rt, rs, immediate MIPS32

Purpose: Assignment Project Exam Help

To add a constant to a 32-bit integer

Description: GPR[rt] 

GPR[rt] ttps://tutorcs.com

The 16-bit signed *immediate* is added to the 32-bit value in GPR rs and the 32-bit arithmetic result is placed into GPR rt.

WeChat: cstutorcs

No Integer Overflow exception occurs under any circumstances.

#### Restrictions:

None

#### Operation:

```
temp ← GPR[rs] + sign_extend(immediate)
GPR[rt]← temp
```


#### Exceptions:

None

#### Programming Notes:

The term "unsigned" in the instruction name is a misnomer; this operation is 32-bit modulo arithmetic that does not trap on overflow. This instruction is appropriate for unsigned arithmetic, such as address arithmetic, or integer arithmetic environments that ignore overflow, such as C language arithmetic.


## **BEQ in MIPS manual**




### **Instruction Execution**

- PC → instruction memory, fetch instruction
- Register numbers → register file, read registers
- Depending on instruction class
  - Use ALU to calculate Assignment Project Exam Help
    - Arithmetic result https://tutorcs.com
    - Memory address for load/store WeChat: cstutorcs
    - Branch comparison
  - Access data memory for load/store
  - PC ← target address or PC + 4


## Multiplexers




## Multiplexers (1/3)




## Multiplexers (2/3)



## Multiplexers (3/3)



### **Control**



## **Logic Design Basics**


- Information encoded in binary
  - Low voltage = 0, High voltage = 1
  - One wire per bit
  - Multi-bit data encoded on multi-wire buses
- Combinational element<sub>tps://tutorcs.com</sub>
  - Operate on data WeChat: cstutorcs
  - Output is a function of input
- State (sequential) elements
  - Store information


### **Combinational Elements**

- AND-gate
  - Y = A & B

Adder

$$Y = A + B$$







Assignment Project Exam Help


https://tutorcs.com Arithmetic/Logic Unit

Multiplexer

- Y = S? I1: I0









## **Sequential Elements**

- Register: stores data in a circuit
  - Uses a clock signal to determine when to update the stored value
  - Edge-triggered: update when Clk changes from 0 to 1 (or 1 to Assignment Project Exam Help 0)

https://tutorcs.com






## **Sequential Elements**

- Register with write control
  - Only updates on clock edge when write control input is 1
  - Used when stored value is required later


Assignment Project Exam Help

https://tutorcs.com



## **Clocking Methodology**


- Combinational logic transforms data during clock cycles
  - Between clock edges
  - Input from state elements, output to state element
    - If you care about a signal, it better be stored in a state element at the end of a clock cycle https://tutorcs.com
  - Longest delay determines clock period



## **Building a Datapath**

- **Datapath** 
  - Elements that process data and addresses in the CPU
- Registers, ALUs, muxes, memories, ...
  Assignment Project Exam Help
  We will build a RISC-V datapath incrementally
  https://tutorcs.com
  - Refining the overview design


### **Instruction Fetch**



### **R-Format Instructions**


- Read two register operands
- Perform arithmetic/logical operation
- Write register result

#### Assignment Project Exam Help



### **Load/Store Instructions**

- Read register operands
- Calculate address using 12-bit offset
  - Use ALU, but sign-extend offset
- Load: Read memory and update register Help
- Store: Write register value to memory



a. Data memory unit


b. Immediate generation unit

#### **Branch Instructions**

- Read register operands
- Compare operands
  - Use ALU, subtract and check Zero output
- Calculate target address

  Assignment Project Exam Help
  - Sign-extend displacement orcs.com
  - Shift left 1 place (halfword displacement)
  - Add to PC value

### **Branch Instructions**




## **Composing the Elements**


- First-cut data path does an instruction in one clock cycle
  - Each datapath element can only do one function at a time
  - Hence, we need separate instruction and data memories
- Use multiplexers where alternate data sources are used for different instructions
   https://tutorcs.com

WeChat: cstutorcs

## R-Type/Load/Store Datapath




## Register-Register Timing: One complete cycle




### **An Abstract View of the Critical Path**


- Ideal memory AND register file:
  - The CLK input is a factor ONLY during write operation
  - During read operation, behave as combinational logic:
    - Address valid => Output valid after "access time."



## **Full Datapath**



## **Full Datapath**



#### **ALU Control**

- ALU used for
  - Load/Store: F = add
  - Branch: F = subtract
  - R-type: F depends on opcode Assignment Project Exam Help

https://tutorcs.com

ALU control WeChat	: cstutorcs
0000	AND
0001	OR
0010	add
0110	subtract

### **ALU Control**

- Assume 2-bit ALUOp derived from opcode
  - Combinational logic derives ALU control

opcode	ALUOp	Assignment	funct7/3 Project Exam	ALO Punction	ALU control
ld	00	load works://t	XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	add	0010
sd	00	WeCha store dword	t: cstutorcs XXXXXXXXXXX	add	0010
beq	01	branch on equal	XXXXXXXXX	subtract	0110
		add	000000/000	add	0010
R-type	10	subtract	0100000/000	subtract	0110
		AND	000000/111	AND	0000
		OR	000000/110	OR	0001

### **The Main Control Unit**

#### Control signals derived from instruction


<b>ALU control</b>	Function
0000	AND
0001	OR
0010	add
0110	subtract

Name									
(Bit positio	n) 31:25	24:20	19:15	14:12	11:7	6:0			
(a) R-type	funct7	rs2	rs1	funct3	rd	opcode			
Assignment Project Fxam Help									
(b) I-type					rd rd	opcode			
(c) S-type	immed[11:5]	ittps://tute	Orcs <sub>rs</sub> com	funct3	immed[4:0]	opcode			
(d) SB-type	immed[12,10:5]	WeCdat o	estutores	funct3	immed[4:1,11]	opcode			


AL	U <b>O</b> p	Funct7 field						Fu	nct3 fi			
ALUOpi	ALUOp0	<b>I[31]</b>	<b>I[30]</b>	<b>I</b> [29]	<b>I[28]</b>	<b>I[27]</b>	<b>I[26]</b>	<b>I[25]</b>	<b>I[14]</b>	<b>I[13]</b>	<b>I[12]</b>	Operation
0	0	Х	Χ	Х	Х	X	X	Х	Х	Х	Х	0010
X	1	X	Х	Х	Х	X	Χ	Х	Х	Х	X	0110
1	X	0	0	0	0	0	0	0	0	0	0	0010
1	X	0	1	0	0	0	0	0	0	0	0	0110
1	X	0	0	0	0	0	0	0	1	1	1	0000
1	X	0	0	0	0	0	0	0	1	1	0	0001

these four bits are the only ones that matter for generating "operation"


## **Datapath With Control**




## **R-Type Instruction**



### **Load Instruction**



## **BEQ Instruction**




#### Performance Issues

- Longest delay determines clock period
  - Critical path: load instruction
  - Instruction memory → register file → ALU → data memory
    - → register file Assignment Project Exam Help
- Not feasible to vary period for different instructions
- Violates design principle Chat: cstutorcs
  - Making the common case fast
- We will improve performance by pipelining

## **Pipelining Analogy**

- Pipelined laundry: overlapping execution
  - Parallelism improves performance
- How many "stages" is this laundry process?



- Speedup
  - = 8/3.5 = 2.3

#### Non-stop:

- Speedup
  - $= 2n/0.5n + 1.5 \approx 4$
  - = number of stages

## **Good Exam Questions**

- What are the datapath changes necessary to support new instruction X?
- Given a datapath, what are the control signals necessary to perform instruction Y?
- Given a set of control signals and opcodes, what is the logic for generating control signal Z?

WeChat: cstutorcs