# 程序和Ti局Efficiency System 程辅导Worksheet 3. Interrupts, and the Foreground / Background Structure

The mechanism by which and the standard of the last-in-light and the l

#### The Stack

Address register A7 is the property of the state of the s

The stack pointer is intial state that intial to the stack pointer is intial state to the stack somewhere else, its value can be changed, e.g.

move.l #\$3000,sp ciplaces stack apropert Exam Help

The SP always points to the address of the most recent value placed onto the stack. In other words, it points to the next address above the address to which the next value will be written. Each new entry on the stack is placed immediately below the previous one when a value is placed ('pushed') onto the stack, the SP is first decremented by the length of this value, and the value itself is then written to this address. For example, suppose that the SP has been intitialised to 8000H.



It is now required to save the 4-byte value of D3 on the stack. The SP is first decremented by 4, and the value of D3 is written to the resulting address.

7FFC	7FFE	4567	01234567
	7FFC	0123	7.0
	7FFA		D3
	7FF8		

The 'push' instruction that does this is written as follows.

move.l d3,-(sp)

More recent versions of this processor, however, do not support this type of instruction that both updates a value in memory and updates a value in a register at the same time. Although the above instruction is still supported by the simulator, it would be better practice to use the following sequence that adjusts the stack pointer explicitly, before storing the data register.

sub.l #4,sp ;push d3 onto stack move.l d3,(sp)

To remove ('pop') the value of D3 back from the stack, the instructions are reversed. D3 is loaded from the current stack address, and the SP is then incremented.

move.l sp.d3 序代写代故 CS编程辅导

Remember that the two instructions that respectively perform the data movement and pointer adjustment are in the operation of the second point and pop sequences.

#### Implementation of Hai

The occurrence of an in the transfer of events.


### 1. Status Register and Lare Pushed onto Stack

A 2-byte register within the processor, called the status register, holds the value of the flag bits and various other items of control information. The 4-byte program counter holds the address of the next instruction to be executed. When an interrupt is raised, both registers need to be saved, in order that, when the interrupt processing is complete tree in the may be restored to the exact state that it was in beforehand. The program counter and status register are both pushed onto the stack automatically at the start of interrupt processing.

For example, suppose that the segan marchitalised to be Cand hat the segan to be contained the following values.

O00010A6 PC SR mail: tutorcs@163.com

After the interrupt has been accepted to the stack, and the SP is decremented by 6 bytes.



#### 2. Processor Vectors to Interrupt Service Routine

There are 7 interrupts available, numbered 1 to 7, each of which may have its own interrupt service routine (ISR). After pushing the PC and SR, the processor then accesses a table in low memory, at address 64H. This table contains the addresses of the interrupt service routines for each of the 7 interrupts. (These addresses are called 'vectors'). The table contains a 4-byte value corresponding to the address of the ISR for each interrupt.

;origin 0 orq 0 dc.b :define 64H unused bytes \$64 ;address of ISR 1 ivec1 dc.l isr1 ivec2 dc.l isr2 dc.l ivec3 isr3 ; ... etc or \$64 ;origin 64H org ;address of ISR 1 ivec1 dc.l isr1 ivec2 dc.l isr2 ; ... etc

The interrupts are in order of priority, with 7 being the highest priority and 1 the lowest. If two interrupts occur at the same time, the one at the highest priority leading the priority leading th

When an interrupt occurrence to that ad the first instruction of the ISR for that interrupt.

#### 3. Interrupt Service Ro

The ISR is written by the saving pecifies the action to be taken by that interrupt. An ISR always begins by saving gisters it is going to use, since these registers will need to be restored to their original values after the interrupt processing is complete. It does this by pushing them onto the stack, using the procedure described earlier. For example, if ISR1 is going to use register D0, then it will be coded as follows,

weChat: cstutorcs
;code for ISR1
;this ISR is going to use register D0

sub.l #4,sp
move.l d0,(sp)
...

move.l (sp),d0
add.l #4,sp
rte

weChat: cstutorcs
;code for ISR1
;this ISR is going to use register D0

Assignment Project Exam Help
;substantive code for ISR function
...
proper Do. off stack
;return from interrupt

At the end of the ISR, the proper squence squence squence of the register back off the stack, thereby restoring it to its state before the interrupt occurred.

#### 4. Processor Returns from Interrupt, Back to Interrupted Task

Note the last instruction in the ISR above. Return from exception' causes the processor to pop off the stack the values of the SR and PC, which it had pushed onto the stack at the start of the interrupt processing. Their old values are thereby restored, and the processor can now carry on at the address at which it was interrupted. So long as any working registers used by the ISR have also been correctly restored, the machine will now be in exactly the same state as before the interrupt, and the interrupted task will be unaware that anything has happened.

Note the LIFO behaviour of the stack. The PC and SR were pushed first, followed by the working registers. However, the registers were then first to be popped off, followed by the SR and PC.

#### Controlling Interrupts

If at any time you need to prevent an interrupt from being processed, the interrupt can be disabled, and subsequently re-enabled, with the following instructions which change the priority level in the interrupt mask within the status register. Although you will need to use these instructions, we do not need to go into their internal working. However, you can look this up (or ask) if you are interested. Although a disabled interrupt will be kept waiting for the processor's attention, the interrupt itself will still be active, so interrupts should be disabled for the minimum possible time.

or #\$0700,sr ;disable hardware interrupts and #\$f8ff,sr ;enable hardware interrupts

<sup>\*</sup> On this family of processors, events that cause the suspension of the currently executing task, including interrupts, a hardware reset, and hardware errors, are collectively called 'exceptions'.

## 程序代写代微KCS编程辅导

1.

The question itself is the property in the property of the property in the property is the property of the property of the property is the property of the pro

'The simulator has 8 pu to the simulator has 8 pu to the simulator has 8 pu to the switch returns a logic-0 to the policy to the

When you programmed description of a single-task loop. This time, programme it in a foreground / background structure. The two tasks communicate by means of a shared variable called 'ledstat'.

When the button is pressed, this said intercup tible (auses secution of the foreground task, which inverts the state of ledstat. Meanwhile, the background task is continuously looping, setting the LED according to the current value of ledstat.

## Assignment Project Exam Help

2.

The simulator also contains an array of eight 7-segment displays. From left to right, the digits are mapped to addresses E0000, E00002, E00004. E00005. Programme a stop-watch function, using the rightmost digits to doubt in seconds. Timing starts when the RH pushbutton is pressed, and stops when the button to its left is pressed.

Use an FG/BG structure of the interplace of the

Consider how the process should be divided between the two tasks. The BG task will handle any ongoing processing, while the FG task deals with events that happen intermittently. Use the interrupt as little as possible, and keep the ISR as short as possible. Information that needs to be communicated between the two tasks should be placed in a shared variable.

3. Using a foreground / background structure, write the following programme. Three 32-bit variables are stored in memory. Variable a is held at location 2000H, b at 2004H and c at 2008H. Each variable is intialised to zero, using constant declarations of the form:

	org	\$2000
а	dc.l	0
b	dc.l	0
С	dc I	0

The background task runs in a continuous loop that takes variable a from memory, increments it, and returns it to memory. It then does the same with variable c. The foreground task takes variable b from memory, increments it and returns it to memory, and then also does the same with variable c.

On the hardware panel, set interrupt 1 to occur automatically at 50ms intervals, thereby causing the foreground task to run 20 times per second. Run the programme for a few seconds, then stop it and examine the three variables. Obviously, a + b should equal c, although the total could be 1 less depending on where the programme happened to be when it was stopped.

Has this worked? Unless you have made baytiquiar atting ments mondeministiffe use of the interrupt, then it very probably has not. Explain why. Consider how to solve the problem, and modify your programme so as to correct it.

### 4. Assessment questi

Work in pairs on this question of the input you used to test it.

A foreground task continuous formula of data at intervals that are convenient to observe, say 1.5 sec. This data convenient to observe, from 00H to 0FH. These data items are placed into consecutive elements in a large array, which can be thought of as a queue.

Simultaneously, a backg on that it furning sall life in substant is pressed, it removes an item from the queue, in the same order that they were entered, and displays it on a digit in the 7-segment display.

A counter keeps track of the number bildle parts in the queue. It is incremented each time a new value is entered, and decremented whenever one is removed. If the BG task attempts to remove an item when the count is zero, then the BG task waits; the existing display is maintained and is then updated automatically when the FG task places the next term into the queue.

This is an example of a classical algorithm known as the 'producer - consumer problem'. The FG task is producing items of data, while the BG task is consuming them. You will need to consider three points concerning the iming relationship the two tasks.

- The counting variable is written to by both tasks. How will this be handled?
- The BG task may remove items from the queue faster than the FG task places them in. This eventuality has been tallowed/forting the specification, which states that, if the queue is empty, the BG task should walt until another item does become available. How will this be achieved?
- Conversely, the FG task might place entries into the queue faster than the BG task removes them, causing the queue to overflow. This problem is awkward to deal with in an FG/ BG system, but it has been circumvented here by specifying that the queue has a large number of places (100, say), and so will not overflow during the short time that the programme is running.

# 程序代写代数 CS编程辅导

1.

```
* Title : FG /
* Written by : JNC
* Date :
* Description: Togg
                              errupt 1 is pressed
led
             $e0
      equ
             $e0
      equ
             $0
      ORG
                        ; INTERRUPT VECTORS
       ds.b
             $64
                    eChat: cstutorcs
      dc.1
ivec
              isr
              $1000
      orq
                        ; BACKGROUND TASK
                     signment Project Exam Help
      move.1 \#0,d0
start
      move.l
10:
      move.l ledstat, d0; set led to led state
      move.b d0,led
                         l: tutorcs@163.com
      bra
                        ; FOREGROUND TASK
      sub.1
             #4,sp
                        ; push d0
isr:
      move.1 d0, (sp)
             ledstat, 20
      move.l
             #$01,d0
       eor.l
             d0,ledstat
       move.1
             (sphetps://tutorcs.com
      move.l
       rte
ledstat ds.l
             1
                       ;led state
       end
            start
```

2.

The two tasks communicate by means of a shared variable called time. The FG ISR increments this on each occasion that it runs, once per second. Meanwhile, the BG task waits until switch 0 is pressed, initialises time to zero, then runs in a continuous loop that displays the value of time, checks whether switch 1 is pressed and, if not, repeats. During this activity, the FG task keeps interrupting each second. The new value of time will be displayed as soon as it is picked up at the start of the loop at bq2. Note that processing within the ISR is kept to a minimum.

```
$64程序流域。CS编程辅导
ivec
       dc.1
              $1000
       org
                                 DUND TASK
              #0,
start
       move.1
                                 play = 0
       move.1
              #ks
       add.l
              d0, ■
              (a0
       move.b
       move.b
              d0,
              sw, It
       move.b
                                 til switch 0 pressed
bq1
       and.l
              #1,
       bne
              bg1
       move.1
              #0,d0
                          ; time = 0
              d0,time
       move.1
                          hat: cstutores
bg2
       move.1
       move.1
              #kseg,a0
       add.l
              d0,a0
              (a0) d0
       move.b
              do, Assignment Project Exam Help
                          ;until switch 1 pressed
              sw,d0
       move.b
       and.1
              #2,d0
                   Email: tutorcs@163.com
       bne
              bg9
bg9
       bra
kseq
              $06
       dc.b
       dc.b
              $5b
       dc.b
              $4f
              $66https: 4/tutorcs.com
       dc.b
       dc.b
       dc.b
       dc.b
              $07
       dc.b
              $7f
                          ;8
       dc.b
              $67
                          ; 9
       dc.b
              $77
                          ; A
              $7c
       dc.b
                          ; b
       dc.b
              $39
                          ; C
       dc.b
              $5e
                          ; d
              $79
       dc.b
                          ; E
       dc.b
              $71
                          ; F
       dc.b
              $80
                          ; .
                          ; FOREGROUND TASK
              #4,sp
isr:
       sub.1
                          ;push d0
       move.1 d0,(sp)
       move.l time, d0
                          ;increment time
       add.l
              #1,d0
       move.1 d0, time
              (sp),d0
       move.1
                          ;pop d0
       add.l
              #4,sp
       rte
                          ;time
time
       ds.l
              1
       end
             start
```

The essential difference between this and the previous questions is that the shared variable c, is now written to by both tasks. The programme will probably not produce the correct result without disabling and enabling in the correct result with the correct result with the correct result without disabling and enabling and enab

section. Otherwise, con arrow. The BG task has has returned the new valit, and returns it. Then the which is consequently in update: the FG task obt

end

bg

ace accesses to the shared variable into a critical in interrupt occurs at either of the points marked with an of *c*, and is in the process of incrementing it. Before it ever, the FG task obtains the *same* value, increments is result. Both tasks have acted on the same value, e. The critical section prevents this simultaneous ariable only when the BG task has finished with it.

```
which is consequently in
                                   e. The critical section prevents this simultaneous
update; the FG task obt
                                    ariable only when the BG task has finished with it.
* Title
           : FG / BG 3
* Written by : JNC
* Description: Demonstration bratit CS tutorCS
        ORG
                     Assignment Project Exam Help
                $64
        ds.b
                             ;interrupt vector 1
ivec
        dc.1
                fgisr
                                               @163.com
        org
                             ;repeat
bg
        move.1
                a, d0
                                increment a
        add.l
                #1,40
                d0, a
        move.1
                                critical section starts
        or
                #$0700,sr
                                disable hardware interrupts
        move.1
                c,d0
                                increment c
                #1, Inttp
        add.l
        move.1
        and
                #$f8ff,sr
                                enable hardware interrupts
                                critical section ends
        bra
                             ; FOREGROUND TASK
fgisr
        sub.1
                #4,sp
                             ; push d0
        move.1
                d0, (sp)
        move.l b,d0
                             ;increment b
        add.l
                #1,d0
               d0,b
        move.1
        move.l c,d0
                             ;increment c
        add.l
                #1,d0
               d0,c
        move.1
               (sp),d0
        move.l
                            ;pop d0
        add.l
                #4,sp
        org $2000
        dc.1
                0
b
        dc.1
                0
        dc.1
                0
```