Real Time Embedded Systems. 程Worksheet 45 ne Time Sicing Street 辅导

This week we start work on the central components of an elementary real-time operating system - we will call it a 'runtime the processor's time between separate user tasks. These tasks will need to the system, and will request its services by means of a 'software interrupt'.

Implementation of Sof

A software interrupt is k and the same and interrupts are some and interrupts from hardware devices to enter the operating system in a consistent way.

There are 16 trap instructions available, numbered 0 to 15, and written

weChat: cstutorcs

trap #15

Assignment Project Exam Help

Each of the 16 trap instructions may have its own interrupt service routine (ISR). After pushing the PC and SR, the processor then accesses a table in low memory, at address 80H. As for the hardware interrupts, the table contains a 4-byte value corresponding to the address of the ISR for each software interrupt. Vedtos of the table to the table of t

interrup vectors 19389476

org \$64 ;origin 64H

hvec1 dc.l hisr1 ;address of hardware ISR 1

hvec2 dc.l hisr2; https://tutorcs.com

org \$80 ;origin 80H

svec0 dc.l sisr0 ;address of software ISR 0

svec1 dc.l sisr1 ; ... etc

Controlling Interrupts

There is, however, an important difference between hardware and software interrupts. Hardware interrupts are in order of priority, with 7 being the highest priority and 1 the lowest. If two hardware interrupts occur at the same time, then the one at the higher priority will be accepted and the other one will be kept waiting until the first ISR has completed. If a hardware interrupt occurs shortly after another one, but while the ISR for the first interrupt is still in execution, then the processor will again compare the priorities of the two interrupts. If the new interrupt is of a higher priority, then it will interrupt the lower priority ISR. If the new interrupt is at a lower priority than the currently executing ISR, it will be kept waiting until that ISR completes.

Software interrupts do not behave in an analogous way. Since the processor can only execute one instruction at a time, it would be impossible for two software interrupts to occur at the same time, and unless a programmer includes a trap instruction within an ISR, there will also be no occasions on which a trap takes place during the processing of another trap. There is therefore no point in prioritising the software interrupts, and all 16 are at the same priority. There is, however, the question of the relative priority of the hardware and software interrupts. What if a hardware interrupt is raised at the same time as the processor is executing a software interrupt instruction? This is

handled by assigning all the software interrupts to priority level 0. Processing of a software interrupt is therefore interruptible type hardware interrupt at any of the bridge the software interrupt.

Within your system, however, regardless of the type of interrupt being processed, you will want to prevent the acceptance to the interrupt being processed, you will want to prevent the acceptance to completely uninterruptible. Once er to the user task that was running when the interrupt acceptance, the procedure for which

Using the simulator, example is register. Bits 8, 9 and 10 (labelled 'INT') hold a 3-bit value that represents the priority level of that is accepted, the mask is set to the priority level of that is the mask. Normally, the mask is set to 000 (decimal 0) thereby allowing the acceptance of any hardware interrupt. However, it will remain at zero during its response to a software interrupt, since that is the priority of these interrupts, and will thereby allow the hardware to interrupt the software ISP. If the fire collowing instruction, placed at the very start of a software ISR, sets the mask to binary 111 (decimal 7). Any hardware interrupts will now be disabled, and held pending until the mask is returned to zero.

or #\$0700,sr As: Signmente Resoject Exam Help

The status register will have been automatically saved on the stack at the start of the interrupt servicing. On execution of the 'return from exception' instruction (RTE), it will be restored, and the mask reset to the zero value that it held blevlously thereby a lown the todeplance of any hardware interrupt that might have been raised in the meantime and is currently pending.

If you want to enable hardware interrupts at any other time, the following instruction will set the mask to zero.

and #\$f8ff.sr

;enable hardware interrupts*

https://tutorcs.com

Practical Work

Assessment question

Work in pairs on this question, and keep a copy of your answer. You will need to submit your software, including the test programmes that you use to demonstrate it, and your documentation. These items should be placed into a single zipped file, and uploaded to a Canvas submission point to be advised. The submission deadline is **2pm on Friday 20th January, 2023**.

The work consists of writing a basic time-slicing system, along the lines of the one discussed in the lecture. It should allow the execution of several concurrent user tasks, with support for task scheduling and inter-task communication. Test your system, and using short test programmes of the type used in the lectures, show clearly that each function is working. Demonstrate the operation of mutual exclusion and task synchronisation. Write a short document describing how to use the system, stating the maximum number of instructions executed by each of the functions.

The system runs in the foreground, and is entered following either a timer interrupt or a software interrupt from one of the tasks requesting service. Another hardware interrupt will be added later.

The following system calls should be supported by means of software interrupts. They can either each be allocated to a separate trap number, or (as in the demonstration system) they can all be called on the same trap, with one of the registers used to hold a value identifying the requested function. Some of the calls also require additional parameters in other registers.

1. Create task

A dimenty fundsed TEB is mark is in use all set in for Function: It is placed on the ready list. The requesting task remains on the ready list.

Parameters: The start address of the new task,

The address of its top-of-stack.

2. Delete task

Function: rminated, its TCB is removed from the list and

Parameters:

3. Wait mutex

Function:

ne, it is set to zero and the requesting task is placed st. If the mutex is zero, the task is placed onto the wait list, and subsequently transferred back to the ready list when another task

executes a signal mutex.

Parameters: hat: cstutorcs

4. Signal mutex

Function: If the mutex variable is zero, and a task is waiting on the mutex, then that task

> is transferred to the ready list and the mutex remains at zero. If the mutex is zero and no task is waithin the hutex is set to one to either case, the requesting task remains

on the ready list.

Parameters: None.

5. Initialise mutex

The mutex is set to the value 0 or 1, as specified in the parameter. Function:

Parameters: 0 or 1.

When this is working, extending system with the wing functions. Function 6 will require the use of an additional interrupt at level 2, and you will need to consider the implications of this for the correct working of the system.

6. Wait I/O:

The requesting task is placed onto the wait list, until an interrupt signifies Function:

completion of an I/O operation, when the task is transferred back to the ready

list.

Parameters: None.

7. Wait time

Function: The requesting task is placed onto the wait list until the passage of the

number of timer interrupts specified in the parameter, when it is transferred

back to the ready list.

Number of timer intervals to wait. Parameters:

An additional function is executed automatically at start-up, or if the user presses the reset button.

System reset

Function: The system is initialised: all internal variables are reset, and each TCB is

marked as unused. A TCB for task T0 is then created, and T0 becomes

the running task.

The system assumes that a default user task, T0, is present. The system runs this task immediately after a reset. It will need to be located at a predetermined address, which will be coded into the reset function.

Your system should be robust, and deal with errors in an intelligent way. For example, what if the user tries to create more tasks than there are available TCBs?

程序代写代做CS编程辅导

A system was demonstrated during the lecture. Excerpts of code from it are reproduced below. These can be used in your own systems; unchanged, modified, or rewritten as you wish.

The system recognises means of software interprogrammed by placing other parameters as recexample, system call 1 that its top-of-stack is to


at level 1 from the timer. It also allows system calls by ve been allocated to trap 0. These system calls are is the requested function into data register 0, and any individual functions in registers D1 onwards. For ew task. Suppose that this new task is called T1, and less 6000H. It would be programmed as follows.

move.l #1,d0 ; set id in d0
move.l #t1,d1 ; set address of new task in d1
move.l #\$6000,d2 ; set stack address in d2
trap #0Ve(); a11 exetationes

The main data structure used in this system is a list of task control blocks (TCBs). Each TCB represents the state of one of the tasks. It contains a copy of all that task's registers, together with some items of control information of the tasks. It contains a copy of all that task's registers, together with some items of control information of the tasks.

At any time, each of the tasks will be in one of three states: it will be the currently running task, it will be ready to run when its turn comes up, or it will be unable to run because it is waiting for the occurrence of some event. Which dould the some form of mutex the expiry of a time interval, or an I/O interrupt.

At initialisation, all the TCBs in the list are marked as unused. As each new task is started, one of the unused TCBs is allocated for it and marked as used. These TCBs are organised into two linked lists, in which each element contains a pointer to the next element. These lists are called 'ready' and 'waiting'. Two more data items consist of pointers to the first element in each list. The pointer rdytcb holds the address of the first element in the list of ready TCBs. The first element in this list is the task that actually is running. The linkage in this list is circular, that is, the last entry points back to the first, so making it easy to access each TCB in rotation. The pointer wttcb holds the address of the first element in the list of TCBs that are waiting. There is no need to access elements of this list in rotation, so the last element in this list has its pointer set to zero.



The example above shows a list of 8 elements, each of which has a pointer, labelled N, to the next element. Elements 4, 6, 0 and 1 are on the ready list, with element 4 being the TCB for the running task. Elements 3 and 7 are on the waiting list, and elements 2 and 5 are unused.







Data definitions

WeChat: cstutorcs
Each TCB represents the state of one of the current tasks, and is defined as follows.

```
Assignment Project Exam Help
tcb
      orq
tcbd0 ds.1
tcbd1 ds.1
tcbd2 ds.1
tcbd3 ds.1
tcbd4 ds.l 1
tcbd5 ds.l 1
               Email: tutorcs@163.com
tcbd6 ds.1
tcbd7 ds.1
tcba0 ds.l 1
tcba1 ds.l 1
                QQ: 749389476°
tcba2 ds.1
tcba3 ds.1
tcba4 ds.ı _ tcba5 ds.l 1
               https://tutorcs.com
tcba7 ds.1
tcbsr ds.1
                          ; SR (status reg) save
                          ; PC save
tcbpc ds.1
tcbnext ds.1
                          ; link to next record
tcbused ds.1
            1
                          ; record in use flag
            1
      ds.l
                          ; other fields as required
      ds.l
            1
tcblen equ
                          ; length of tcb record in bytes
```

Data storage


Storage for a list of TCBs is defined as in the first line below. The constant ntcb represents the number of TCBs in the list, and should be set up as an equate. Other variables are described throughout these notes.

```
tcblst ds.b
              tcblen*ntcb
                                      ;tcb list (length x no of tcbs)
rdvtcb ds.l
                                      ; ^ ready tcb list
                                      ; ^ waiting tcb list
wttcb
      ds.l
a0sav ds.1
                                      ;A0 temporary save
d0sav ds.1
                                      ;D0 temporary save
id
      ds.l
                                      ;function id
```

Interrupt vectors

程序代写代做 CS编程辅导

The interrupt vectors are addresses of the code that will be executed as a result of an interrupt. The following three addresses are defined.



Executable Code

Email: tutorcs@163.com

First-level interrupt handler

The first-level interrupt handler (FLH) contains the code that is executed immediately following an interrupt. Hardware interrupts at level trare directed by the interrupt vector to enter the FLIH at fltint, while software interrupts arrive at flsint. The FLIH performs three main functions.

It takes the pointer to the TCB of the currently executing task, stored at rdytcb, and saves the values of the registers, including the PC and SR, within that TCB.

It also sets a value within a storage location, known as id, that identifies the source of the interrupt. If an interrupt has been raised by the hardware timer, then id is set to 0. For a software interrupt, id is set to the value, from 1 onwards, of the system call function number. The id will subsequently be used to select the corresponding service routine for processing this interrupt.

Programming the above two operations requires particular care, because saving the value of the user's registers as they were at the time of the interrupt requires the use of certain registers itself. Registers D0 and A0 are in use for this purpose. These registers are therefore saved in temporary locations, before being transferred to their long-term holding locations within the TCB.

The other function performed by the FLIH is to disable interrupts, if this has not already happened. A level-1 hardware interrupt from the timer will have set the interrupt priority mask to 1, thereby preventing any further interrupts. A software interrupt will have left the mask at 0, which would allow the timer device to interrupt the processing of the software interrupt. Therefore the first action taken at the software interrupt entry point is to disable hardware interrupts by setting the mask to 7.

.

```
程序代写代數·ES编程的
fltint
                                         ; ENTRY FROM TIMER INTERRUPT
                                         ;save D0
       move.l
        move.1
                #$0
                                         ; set id = 0
        move.1
               d0,
        move.1 d0s
                                         ;restore D0
flsint
                                         ; ENTRY FROM TRAP (SOFTWARE INTERRUPT)
                                         ; disable hardware interrupts
        or
        move.1
                d0,
                                         ;store id
        bra
                f11
       move.l a0, WeChat: cstutorcs
f11
                                         ;A0 ^ 1st ready tcb (ie running tcb)
        move.l rdytcb, a0
        move.1 d0,tcbd0(a0)
                                         ;store registers
       move.1 d1, tagsignment Project Exam Help
        move.1 d3,tcbd3(a0)
        move.1 d4,tcbd4(a0)
       move.1 d5, Epd5 agil: tutores@163.com
        move.1 d7, tcbd7(a0)
        move.l a0sav,d0
       \begin{array}{lll} & \text{move.1} & \text{d0, tcha} & \text{(a0)} \\ \text{move.1} & \text{a1, tcha} & \text{(a0)} \\ \end{array} \\ & \text{749389476} \\ \end{array}
       move.l a2,tcba2(a0)
       move.l a3,tcba3(a0)
       move.l a4, tcba4(a0)
       move.1 a5, total ps://tutorcs.com
               (sp),d0
        move
                                         ;pop and store SR
        add.1 #2,sp
        move.l d0, tcbsr(a0)
        move.1 (sp),d0
                                        ;pop and store PC
        add.1 #4,sp
        move.1 d0,tcbpc(a0)
        move.1 a7, tcba7(a0)
                                        :store SP
```

System reset and service routines

The service routines are arranged as a large switch statement, using id as the case variable. Each routine carries out one of the functions defined in the specification.

;START OF SERVICE ROUTINES

Scheduler

The scheduler examines the ready list, to which rdytcb points to the first element. This is the TCB of the task that was executing when the system was invoked, and which has just been interrupted. By following the links, the scheduler can locate each TCB that is currently ready to run. It selects

one of these tasks for running, and adjusts the value in rdytab to point to the TCB for this task. This TCB will be then used by the dispatche to result execution the task.

The scheduler may make the decision as to which task will run next by doing nothing more than following the link in the ext one in the chain. This will result in each ready task running in rotation, receive a larger proportion of the available run time.

Dispatcher

;

The dispatcher reverses the action taken by the FLIH. Using the newly set value in rdytcb, it restores the registers of the selected task to the values that were stored when that task was interrupted. Careful housekeeping is again necessary, as this operation itself requires the use of registers D0 and A0. The dispatcher linishes by sected to the stack as it was after the task was interrupted. The processor then uses a 'return from exception' instruction, as though it were returning from any normal interrupt, to transfer control back to the selected task.

Assignment Project Exam Help

Email: tutores@463.com

```
move.l rdytcb, a0
                                ;A0 ^ new running tcb
move.l tcbd all 749389476 registers move.l tcbd all 61749389476
move.l tcbd3(a0),d3
move.l tcbd4(a0),d4
move.1 tcbd5(af),d5.//tutorcs.com
move.1 tcbd7(a0^{+}, d7)
move.l tcba1(a0),a1
move.l tcba2(a0),a2
move.l tcba3(a0),a3
move.l tcba4(a0),a4
move.l tcba5(a0),a5
move.l tcba6(a0),a6
move.l tcba7(a0),a7
sub.1 #4,sp
                                ; push PC
move.l tcbpc(a0),d0
move.1 d0, (sp)
sub.1 #2,sp
move.l tcbsr(a0),d0
                                ; push SR
move
       d0,(sp)
move.l tcbd0(a0),d0
                                ; restore remaining registers
move.l tcba0(a0),a0
rte
                                ;return
```

bra

END

t10

res

```
An example of a user programme running under this system is shown here. It consists of two
concurrent tasks. Task To Falls the system start task T1 the some for the FileD. Task T1
calls the system to wait for 4 timer intervals, then switches on the LH LED. From then on, the two
tasks run alternately. If the timer is set to interrupt at one-second intervals, the result is that the RH
LED lights immediately,
                                    the two LEDs start alternating.
                                          ;USER APPLICATION TASKS
                                      tem call equates
                 0
                                      stem call trap (trap 0)
sys
                1
                                    Lart new task
sysst
        equ
                 2
systerm equ
                                    terminate task
                 3
syswtim equ
                                   wait on timer
                        ssignment Project Exam Help
        orq
                 $e00010
                                  ;led
led
        equ
                 $e00014
                                  ;switch
SW
        equ
                                  tutorcs@163.com
t0:
                                  ;start task 1
                #sysst,d0
        move.1
                #t1,d1
                                     address
        move.1
                 #$4000,
        move.1
        trap
                 #sys
                                  プうorepeat
t00:
        move.1
                 #$01,d1
                                     set led 0
                d1,led
        move.b
                 toohttps://tutorcs.com
        bra
t1:
                                  ;TASK 1
        move.1
               #syswtim,d0
                                  ; wait for 4 clocks
        move.1
                #4,d1
        trap
                #sys
                                 ;repeat
t10:
        move.1 #$02,d0
                                  ; set led 1
        move.b d0,led
```