

程序代写代做 CS编程辅导Term 1, 2023 Assignment 1

ELEC 2141
Digital Circuit Design

In this assignment you will work on a combination circuit design with a real world application. It will involve applying all the techniques you have learnt over Weeks 1-4 in the course.

The gate input cost should be calculated for the simplified AND-OR-NOT expressions in the design that you implement. You can choose the technology to implement the circuit with (e.g. AND/OR, NAND, multiplexers, etc.). However your design for each module should aim at achieving optimized implementation. Simulate a schematic hydrodesign using the St. EXam Help

Your final submission should include your design procedure, choice of technology implementation, and simulation results. Combine all standed capital of your Sakewritten work and technology implementation, and one pdf file for the submission on Moodle. This includes all design and simulation materials such as schematic diagrams, simulation outputs and testing fixtures. All Verilog code used to simulate your design will need to be submitted separately Desilografile names, structures to be used will be posted on Moodle.

In your submission file include a scanned copy of a completed and signed assignment submission form as the front page.

Any output of generative AI software used within your assignment must be attributed with full referencing. If the outputs of generative AI such as ChatGPT form part of your submission and is not appropriately attributed, it will be regarded as serious academic misconduct and subject to the standard penalties, which may include 00FL, suspension and exclusion.

*To cite: OpenAI (Year Accessed). ChatGPT. OpenAI. https://openai.com/models/chatgpt/


*Please note that the outputs from these tools are not always accurate, appropriate, nor properly referenced. You should ensure that you have moderated and critically evaluated the outputs from generative AI tools such as ChatGPT before submission.

DUE DATE: 27th MARCH, 23:59 PM


程序代写代做Elde编程辅导

An aged care provider close to UNSW has asked us to develop an automated system that enables them to unobtrusively monitor their elderly residents for risks such as falls and long periods of inactivity. They have acquired activity mo leep monitors that their residents can wear plus installed sensors at their main door the block diagram below.

The system allows them resident has slept for, whether the resident is moving, stationary or had a fall, a rice of the stationary or had a fall of the stationary or h



In the system, the user sets the resident's average sleep duration (1-8 hours) using a keypad as below. Each button is identified by row (X_i) and column (Y_i) signals. No two buttons may be pressed at the same time. The empty buttons damped seep the keypad decopped you need to design will convert the button press into a BCD number.



The sensors in the system provide the following outputs from the door sensor, activity band and sleep monitor as described in the table below. They are the inputs to the alarm circuit you need to design.

Sensor	Outputs
Door (D ₁ D ₀)	Closed (00), authorised door open (11), unauthorised door access (10)
Movement (M ₁ M ₀)	Stationary (00), moving (11), fall detected (10), no activity for 2+ hrs (01)
Sleep (S[3:0],N)	Sleep duration in 4 bits (0-15 hrs), sensor connected (Y/N)

The comparator generates a two-bit output GM coded as in the table below by comparing the average sleep duration set using the Reypar to the steep duration the steep duration at the steep duration to the steep duration t

CM	Comparator output		
	医 联型 同		
348	n less or equal to setpoint		
350	n more than setpoint		
XXX	Tutor CS		

The system uses the com

puts from the sensors to generate the outputs as below.

Output	Door	Movement	Sleep	Sensor	
Error (E) = 1 if all conditions across any of these rows are true, else 0	WeCha Closed	t: cstutore	Sleep duration less than or equal to setpoint	Connected	
	Assign		Sleep duration	Connected Help	
		Moving CS @	Sleep duration less than or equal to setpoint	Connected	
	Email: 1 Authorised	lutores @	Sleep duration more than setpoint	Connected	
	QQ: 74	9389476 Stationary	Sleep duration less than or equal to setpoint	Connected	
	https://t	utoros oo	Sleep duration more than setpoint	Connected	
	Closed	Fall detected	Sleep duration less than or equal to setpoint	Connected	
Check (C) =1			Sleep duration more than setpoint	Connected	
if all conditions across any of these rows are		No activity for 2+ hrs	Awake	Connected	
true, else 0		Stationary	Sleep duration more than setpoint	Connected	
				Disconnected	
	Authorised door open	Moving	Awake	Connected	
Alarm (A) = 1		Fall detected	Awake	Connected	
if all conditions across any of these rows are true, else 0	Unauthorised door access				
SEVEN 7-bit signal	Used to indicate the resident's status on a 7-segment display. The letter E on the display indicates an error in the system, C the resident needs to be checked upon and A there is an alarm that needs immediate attention				

To summarise, you need to design a combinational circuit with these three components:

- 1. A circuit that decodes the keys pressed in the keypad into a study digitation ain the average sleep duration,
- 3. An alarm circuit the life of the buts E, C, A and SEVEN.

You can choose differe in the implement each component with (AND/OR, NAND, multiplexers, etc.).

Note: A magnitude comparator performs a magnitude comparison of two binary numbers A and B and provides three outputs, A < B, A = B, A > B. Comparators are available in IC form with different bit comparing configurations, e.g. 4-bit, 8-bit. More than one comparator can also be connected in cycle arrangement to be form with different bits.

To compare the two binary numbers, first the most significant bits (MSBs) are compared. If the MSBs are equal, then the next significant bits are compared. However, if the MSBs are not equal, then either A is greater than or less than Shortes 10th Comparison 100 to eited the Cantille when phoparing two 2-bit numbers given by $A = A_1A_2$ and $B = B_1B_2$. If $A_1 \neq B_1$, then A > B if $A_1 = 1$, $B_1 = 0$ or A < B if $A_1 = 0$, $B_1 = 1$. If the MSBs are equal, then the next significant bits A_0 and A_0 are compared to decide whether A < B, $A = B_0$, $A = B_0$, A

You will need to design a comparator that compares the four bits in BCD number and then use it to compare the average sleep duration setucing the keypad to the patient's current sleep duration.

Optional: A hardware implementation of your design of the keypad decoder on a breadboard. If you are interested, please sign up at the link posted on Moodle so we can arrange access to open labs in week 5 where you can test your circuit. Note this option will be available to a maximum of 38 students only. Students who do not attend the open lab in Week 5 will no longer be eligible to receive bonus marks and a call will be made for other students interested in this option. You will be able to test your implementation using the BCD to 7-segment decoder you will design in the Week 4 lab. You will need to show your validated test design at the end of week 6. A hardware implementation of the keypad decoder will be worth up to 20% (of this assignment) bonus marks and will be marked on whether it performs as per the specifications and efficiency of design.

- Week 4 Friday 12pm: signups for hardware implementation available on Moodle.
- Week 5 Friday: Open labs for testing.
- Week 6 Friday: Marking.