

Digital System Design

ELEC373/473

Assignment Project Exam Help



<https://tutorcs.com>


WeChat: cstutorcs

Algorithmic State Machine (ASM)

Coded In Verilog

State Machine Controller Structure


- All sequential circuits can be divided into a combinational block and a storage element block.



WeChat: cstutorcs

- There are two types of state machines:
 - **Moore** type outputs are a combinational function of only “Present State” signals.
 - **Mealy** type outputs are a combinational function of both “Present State” and “Input” signals.

Process Model



Verilog Sequential Template


```
module model_name (list of outputs and inputs);  
  external signal declarations  
  internal signal declarations  
  begin  
    -- the state process defines the storage elements  
    always @ (posedge (negedge) clock, optional reset)  
    begin  
      verilog statements for storage elements (normally nonblocking)  
    end  
  
    -- the comb process defines the combinational logic  
    always @ (level sensitivity list – usually includes all inputs and state vars)  
    begin  
      verilog statements which specify combinational logic  
      (normally use a case statement to identify states)  
    end  
  end  
endmodule;
```

Assignment Project Exam Help

<https://tutorcs.com>

WeChat: cstutorcs

8-bit loadable register with Asynchronous clear – ASM




Assignment Project Exam Help

<https://tutorcs.com>


WeChat: cstutorcs

8-bit loadable register with Asynchronous clear


```
1 module reg8bit( dout, clk, reset_n, load, din);
2     input      clk;
3     input      reset_n;
4     input      load;
5     input [7:0] din;
6     output [7:0] dout;
7
8     reg [7:0] n_state, p_state;
9
10    assign dout = p_state;
11
12    always @ (posedge clk, negedge reset_n)
13        if (reset_n == 0) p_state <= 8'b00000000; else p_state <= n_state;
14
15    always @ (p_state, load, din)
16    begin
17        n_state = p_state; // This line adds a default assignment so
18        if (load == 1)     // no latches are unintentionally synthesised
19            n_state = din;
20    end
21 endmodule
22
23
```



8-bit register Simulation



ASM Example 1



- 3 States (P,Q,R)
- Test input Z
- CMD1 Output is unconditional
- CMD2 Output is conditional and unconditional
- Also needs a reset, move to state P
- Mealy or Moore State Machine?

Verilog Code for example 1

```
1 module statemachine( cmd1, cmd2, clk, reset_n, z);
2   input   clk;
3   input   reset_n;
4   input   z;
5   output  cmd1, cmd2;
6
7   reg [1:0] p_state, n_state;
8   reg      cmd1, cmd2;
9
10  parameter S_P=2'b00, S_Q=2'b11, S_R=2'b10;
11
12  always @ (posedge clk, negedge reset_n)
13    if (reset_n == 0) p_state <= S_P;
14    else p_state <= n_state;
15
16  always @ (p_state, z)
17    begin
18      cmd1 = 1'b0;
19      cmd2 = 1'b0;
20      n_state = p_state;
21      case (p_state)
22        S_P: begin
23          cmd1 = 1'b1;
24          if (z)
25            n_state = S_Q;
26          else
27            begin
28              cmd2 = 1'b1;
29              n_state = S_R;
30            end
29          end
31        S_R: begin
32          n_state = S_P;
33          end
34        S_Q: begin
35          cmd2 = 1'b1;
36          n_state = S_P;
37          end
38        endcase
39      end
40    end
41 endmodule
```

Assignment Project Exam Help

Split design into Sequential and
Combinational Blocks

<https://tutorcs.com>

WeChat: cstutorcs

Default assignments to prevent latch synthesis


} State P

} State R

} State Q


Simulation of example 1

Assignment Project Exam Help



Note: cmd2 changes
when input Z changes

RTL View of example 1



Verilog Code without defaults

```
1 module statemachine( cmd1, cmd2, clk, reset_n, z);
2   input    clk;
3   input    reset_n;
4   input    z;
5   output   cmd1, cmd2;
6
7
8   reg [1:0] p_state, n_state;
9   reg      cmd1, cmd2;
10
11   parameter S_P=2'b00, S_Q=2'b11, S_R=2'b10;
12
13   always @ (posedge clk, negedge reset_n)
14     if (reset_n ==0) p_state <= S_P;
15     else p_state <= n_state;
16
17   always @ (p_state, z)
18     begin
19       //cmd1 = 1'b0;
20       //cmd2 = 1'b0;
21       n_state = p_state;
22       case (p_state)
23       S_P: begin
24         cmd1 = 1'b1;
25         if (z)
26           n_state = S_Q;
27         else
28           begin
29             cmd2 = 1'b1;
30             n_state = S_R;
31           end
28         end
32       S_R: begin
33         n_state = S_P;
34       end
35       S_Q: begin
36         cmd2 = 1'b1;
37         n_state = S_P;
38       end
39     endcase
40   end
41 endmodule
42
```

Assignment Project Exam Help

<https://tutorcs.com>

WeChat: estutorcs




Verilog Code with '0's added

```
1 module statemachine( cmd1, cmd2, clk, reset_n, z);
2   input   clk;
3   input   reset_n;
4   input   z;
5   output  cmd1, cmd2;
6
7
8   reg [1:0] p_state, n_state;
9   reg      cmd1, cmd2;
10
11   parameter S_P=2'b00, S_Q=2'b11, S_R=2'b10;
12
13   always @ (posedge clk, negedge reset_n)
14     if (reset_n ==0) p_state <= S_P;
15     else p_state <= n_state;
16
17   always @ (p_state, z)
18     begin
19       //cmd1 = 1'b0;
20       //cmd2 = 1'b0;
21       n_state = p_state;
22       case (p_state)
23         S_P: begin
24           cmd1 = 1'b1;
25           if (z)
26             begin
27               n_state = S_Q;
28               cmd2 = 1'b0;
29             end
30           else
31             begin
32               cmd2 = 1'b1;
33               n_state = S_R;
34             end
35           end
36         S_R: begin
37           cmd1 = 1'b0;
38           cmd2 = 1'b0;
39           n_state = S_P;
40         end
41         S_Q: begin
42           cmd1 = 1'b0;
43           cmd2 = 1'b1;
44           n_state = S_P;
45         end
46       endcase
47     end
48 endmodule
```

Assignment Project Exam Help


<https://tutorcs.com>

WeChat: cstutorcs



Verilog Code with an assignment missing

```
1 module statemachine( cmd1, cmd2, clk, reset_n, z);
2   input    clk;
3   input    reset_n;
4   input    z;
5   output   cmd1, cmd2;
6
7
8   reg [1:0] p_state, n_state;
9   reg      cmd1, cmd2;
10
11   parameter S_P=2'b00, S_Q=2'b11, S_R=2'b01;
12
13   always @ (posedge clk, negedge reset_n)
14     if (reset_n == 0) p_state <= S_P;
15     else p_state <= n_state;
16
17   always @ (p_state, z)
18   begin
19     //cmd1 = 1'b0;
20     //cmd2 = 1'b0;
21     n_state = p_state;
22     case (p_state)
23     S_P: begin
24       cmd1 = 1'b1;
25       if (z)
26       begin
27         n_state = S_Q;
28         cmd2 = 1'b0;
29       end
30     else
31       begin
32         cmd2 = 1'b1;
33         n_state = S_R;
34       end
35     end
36     S_R: begin
37       cmd1 = 1'b0;
38       cmd2 = 1'b0;
39       n_state = S_P;
40     end
41     S_Q: begin
42       //cmd1 = 1'b0;
43       cmd2 = 1'b1;
44       n_state = S_P;
45     end
46   endcase
47 end
48 endmodule
```



State flip-flop encoding

- With full encoding “n” flip-flops can encode 2^n states
 - 1 flip-flop can encode 2 states
 - 2 flip-flops can encode 4 states
- With encoded state assignments, analysis has indicated that the maximum performance can be achieved if only one flip-flop changes its value between states i.e. a gray code implementation.
 - 00 -> 01 -> 11 -> 10

Assignment Project Exam Help


<https://tutorcs.com>

WeChat: cstutorcs

One Hot encoding of ASMs

- One Hot encoding of ASMs uses one flip-flop per state.
 - Only one flip-flop is allowed 'on' at any time.
 - E.g. states are "00001", "00010", "00100", "01000" and "10000" for a five state ASM. All other states are illegal.
- One Hot encoding trades combinational logic for flip-flops.
 - Good for "flip-flop" rich implementation technologies.
 - Because the combinational logic is reduced, the length of the critical path can be reduced, resulting in a faster design. Speed increase is more significant for larger finite state machines.

Quartus State Machine Encoding



Assignment Project Exam Help


<https://tutorcs.com>

WeChat: cstutorcs

Assignments =>
Settings

More Settings

Quartus State Machine Encoding



Assignment Project Exam Help

<https://tutorcs.com>

WeChat: cstutorcs