Digital System Design ELEC373/473

Assignment Project Exam [5]

https://tutorcs.com

WeChat: cstutorcs

Algorithmic State Machine (ASM)


Coded In Verilog

State Machine Controller Structure

Outputs Inputs All sequential circuits Combinational can be divided into a Logic combinational hackt Project Exam Help Next and a storage **Present** State element blockttps://tutorcsstom State clock Flip-Flops WeChat: cstutorcs

- There are two types of state machines:
 - Moore type outputs are a combinational function of only "Present State" signals.
 - Mealy type outputs are a combinational function of both "Present State" and "Input" signals.


Process Model



Verilog Sequential Template

```
module model_name (list of outputs and inputs);
external signal declarations
internal signal declarations Assignment Project Exam Help
         -- the state process defines the storage elements
         always @ (postalges (negation) clocks aptional reset)
         begin
                  verilog statements for storage elements (normally nonblocking) WeChat: cstutorcs
         end
         -- the comb process defines the combinational logic
         always @ (level sensitivity list – usually includes all inputs and state vars)
         begin
                   verilog statements which specify combinational logic
                   (normally use a case statement to identify states)
         end
endmodule;
```


8-bit loadable register with Asynchronous clear – ASM




8-bit loadable register with Asynchronous clear

```
module reg8bit( dout, clk, reset n, load, din);
         input
 3
         input
                         reset n;
         input
                         load;
         input
                   [7:0] din;
                  Assignment Project Exam Help
 8
                   [7:0] n_state, p_state;
          req
                         https://tutorcs.com
 9
10
         assign dout = p state;
11
          always @ (posedWeChapecstutores
12
             if (reset n == 0) p state <= 8'b000000000; else p state <= n state;
13
14
         always @ (p_state, load, din)
15
16
             begin
                                     // This line adds a default assignment so
17
                n state = p state; // no latches are unintentionally synthesised
18
                if (load == 1)
                                                               p_state[7..0]
19
                   n state = din;
20
             end
21
      endmodule
22
                                                    reset n
23
```

8-bit register Simulation



ASM Example 1




Verilog Code for example 1

```
module statemachine( cmd1, cmd2, clk, reset n, z);
2
       input
               clk;
3
               reset n;
        input
               z;
        output
               cmd1, cmd2;
       reg [1:0] p_state, n_state;
                        ignment Project Exam Helpquential and
10
11
                                                 Combinational Blocks
12
       always @ (posedge clk, negedge reset_n)
13
                            tps://tutorcs.com
14
15
16
        always @ (p state, z)
17
          begin
18
                           Ve deligation assignments to prevent latch synthesis
19
21
             case (p_state)
22
               S P: begin
23
                  cmd1 = 1'b1:
24
                                  } State P
                    n state = S Q;
25
26
                  else
27
                    begin
28
                       cmd2 = 1'b1;
29
                       n state = S R;
30
31
                  end
32
               S R: begin
                                      } State R
33
                    n state = S P;
34
35
               S Q: begin
36
                    cmd2 = 1'b1;
                                    } State Q
37
38
39
               endcase
40
             end
41
     endmodule
```


Simulation of example 1

Assignment Project Exam Help



Note: cmd2 changes when input Z changes

RTL View of example 1



Verilog Code without defaults

```
module statemachine( cmd1, cmd2, clk, reset n, z);
        input
                 reset n;
        input
                 z;
5
        output
                 cmd1, cmd2;
8
        reg [1:0] p_state, n_state;
                                   Assignment Project Exam Help
9
10
11
        parameter S_P=2'b00, S_Q=2'b11, S_R=2'b10;
12
13
        always @ (posedge clk, negedge reset n)
                                             https://tutorcs.com_state
14
           if (reset_n ==0) p_state <= S_P;</pre>
15
              else p state <= n state;
16
17
        always @ (p state, z)
18
19
              //cmd1 = 1'b0;
20
              //cmd2 = 1'b0;
21
              n state = p state;
22
              case (p state)
23
                 S P: begin
24
                    cmd1 = 1'b1;
25
                    if (z)
26
                      n state = S Q;
27
                    else
28
                      begin
29
                         cmd2 = 1'b1;
30
                         n state = S R;
31
                      end
32
                    end
33
                 S R: begin
34
                      n state = S P;
35
                    end
36
37
                       cmd2 = 1'b1;
38
                      n state = S P;
39
                    end
40
                 endcase
41
```


endmodule

Verilog Code with '0's added

```
module statemachine( cmd1, cmd2, clk, reset n, z);
 3
        input
                reset n;
 4
        input
                z;
               cmd1, cmd2;
 6
 7
       reg cmd1, cmd2; Assignment Project Exam Help
 8
9
10
11
12
13
        always @ (posedge clk, negedge reset n)
14
          if (reset n ==0) p state <= S P;</pre>
                                              https://tutorcs.com
15
             else p state <= n state;</pre>
16
17
        always @ (p_state, z)
18
   begin
19
             //cmd1 = 1'b0;
                                                                         p_state
20
             //cmd2 = 1'b0;
                                                                                                     Selector0
21
             n state = p state;
22
    case (p state)
23
                S P: begin
                                                                  reset
24
                   cmd1 = 1'b1;
                                                                                                     SEL[2..0]
25
                  if (z)
                                                                                   SR
                                                                                                                             r⊾cmd2
26
                     begin
                                                                                              2 h1 DATA[2..01
27
                        n state = S Q;
28
                        cmd2 =1'b0;
29
                     end
30
                   else
                                                                                                       SELECTOR
31
                     begin
32
                        cmd2 = 1'b1;
33
                        n state = S R;
34
                     end
35
36
37
                     cmd1 = 1'b0;
38
                     cmd2 = 1'b0;
39
                     n state = S P;
40
41
                S Q: begin
42
                     cmd1 = 1'b0;
43
                     cmd2 = 1'b1;
44
                     n state = S P;
45
46
                endcase
```

47 48

Verilog Code with an assignment missing



State flip-flop encoding


- With full encoding "n" flip-flops can encode 2ⁿ states
 - 1 flip-flop can encode 2 states
 - 2 flip-flops can encode 4 states et Exam Help
- With encoded state assignments, analysis has indicated that the maximum performance can be achieved if only one flip-flop changes its value between states i.e. a gray code implementation.
 - **00** ->01->11->10

One Hot encoding of ASMs

- One Hot encoding of ASMs uses one flip-flop per state.

 - Only one flip flop is allowed to a any time.
 E.g. states are "00001", "00010", "00100", "01000" and "10000" for alfivesstate ASMcAthother states are illegal.
- One Hot encoding trades combinational logic for wechat: cstutores flip-flops.
 - Good for "flip-flop" rich implementation technologies.
 - Because the combinational logic is reduced, the length of the critical path can be reduced, resulting in a faster design. Speed increase is more significant for larger finite state machines.

Quartus State Machine Encoding



Quartus State Machine Encoding

