

# Digital System Design

## ELEC373/473

Assignment Project Exam Help



<https://tutorcs.com>

WeChat: cstutorcs

## Dataflow or RTL Modelling

Prof J.S. Smith  
Room A515;  
E-mail: [j.s.smith@liv.ac.uk](mailto:j.s.smith@liv.ac.uk)

# Module Styles

- Modules can be specified in different ways
  - 1) **Structural**: connect primitives and modules
  - 2) **RTL** (Register Transfer Level) :
    - use continuous assignments
  - 3) **Behavioral**: use **initial** and **always** blocks
    - Note that “initial” is primarily for simulation rather than for synthesis.
- A single module can use more than one method.

# Learning Objectives

---

- Describe the continuous assignment (**assign**) statement.
- Define expressions, operators and operands.
- List operators for arithmetic, logical, relational, equality, bitwise, reduction, shift, concatenation and conditional operations.
- Use dataflow constructs to model practical combinational and sequential digital circuits in Verilog.
- Timing constraints in edge triggered FFs.

Assignment Project Exam Help

<https://tutorcs.com>

WeChat: cstutorcs

# Nets and Variables

- The **net** data types represent physical connections between structural entities, such as gates.
- **Nets** get the output value of their drivers.
- **Nets** are declared primarily with the keyword **wire**.
- **Net** is not a keyword but represents a class of data types such as **wire**, **wor**, **wand**, **trior** and **triland**.
- A **variable** is an abstraction of a data storage element. A variable shall store a value from one assignment to the next.

# Nets and Variables

- A **variable** can have **reg**, **time** and **integer** data types.
- Do not confuse the term **register** in Verilog with hardware registers built from edge triggered flip flops.
- In Verilog, the term **register** merely means a variable that can hold a value until another value is placed onto it.
- Registers can also be declared as signed variables.
  - **reg signed** [63:0] m; // 64-bit signed value
  - **integer** i; // 32-bit signed value as default

# Arrays and Memories

- An array declaration for a **net** or a **variable** declares an element type which is either **scalar** or **vector**.

- `reg z[11:0];` // 12-bit register
- `wire [0:7] y[5:0];` // 8-bit-wide vector wire of 6 elements
- `reg [31:0] x [127:0];` // 32-bit-wide 128 element vector register
- It is important not to confuse arrays with vectors.
- `x[3] = 32'h4532 ;` // set 4<sup>th</sup> element of the x array
- `y[6] = 25;` // Illegal syntax. The index is out of range

- Memories are modelled as a one-dimensional array of registers.

```
reg [7:0] membyte [0:1023]; // 8-bit memory
reg mem1bit [0:1023];      // 1-bit memory
```

# Operators in the Verilog HDL(1)

The symbols for the Verilog HDL operators are similar to those in the C programming language.

{ } {N}	Concatenation, replication
+ - * / **	Arithmetic
%	Modulus
> >= < <=	Relational
!	Logical negation
&&	Logical and
	Logical or
==	Logical equality
!=	Logical inequality

# Operators in the Verilog HDL (2)

===	Case equality
!=	Case inequality
~	Bit-wise negation
&	Bit-wise and
	Bit-wise inclusive or
^	Bit-wise exclusive or
~^ or ^~	Bit-wise equivalence
&	Reduction and
~&	Reduction nand
	Reduction or

~	Reduction nor
^	Reduction xor
~^ or ^~	Reduction xnor
<<<	Logical left shift
>>>	Logical right shift
<<<	Arithmetic left shift
>>>	Arithmetic right shift
?:	Conditional
or	Event or

Assignment Project Exam Help

<https://tutorcs.com>

WeChat: cstutorcs



# Reduction Operators

- Reduction operators perform a bitwise operation on a vector operand and yield a 1-bit result.
- Reduction operators take only one operand.
- Reduction operators are *and* (&), *nand* (~&), *or* (|), *nor* (~|), *xor* (^), and *xnor* (~^).

WeChat: cstutorcs

	// X= 4'b1010;	
&X	// Equivalent to	Results in 1'b
X	// Equivalent to	Results in 1'b
^X	// Equivalent to	Results in 1'b

# Reduction Operators

- Reduction operators perform a bitwise operation on a vector operand and yield a 1-bit result.
- Reduction operators take only one operand.
- Reduction operators are *and* (&), *nand* (~&), *or* (|), *nor* (~|), *xor* (^), and *xnor* (~^).

WeChat: cstutorcs

```
// X= 4'b1010;  
&X // Equivalent to 1 & 0 & 1 & 0. Results in 1'b0.  
|X // Equivalent to 1 | 0 | 1 | 0. Results in 1'b1.  
^X // Equivalent to 1 ^ 0 ^ 1 ^ 0. Results in 1'b0.
```

# Shift Operators

- **Logical shift** operators shift a vector operand to the right or to the left by a specified number of bits.
- In **logical shifts** the vacant bits are filled with 0.
- **Arithmetic shift** operators use the context of the expression to determine the value with which to fill the vacated bits.

X=4'b1100;

Y = X >> 1      // Y is 4'b

Y = X << 2      // Y is 4'b

integer a, b, c;      // signed data types

a = -10;      // a = 11...10110

b = a >>> 3;      // b =      , b = -      decimal

c = a <<< 2;      // b =      , b = -      decimal

Assignment Project Exam Help

<https://tutorcs.com>

WeChat: cstutorcs

# Shift Operators

- **Logical shift** operators shift a vector operand to the right or to the left by a specified number of bits.
- In **logical shifts** the vacant bits are filled with 0.
- **Arithmetic shift** operators use the context of the expression to determine the value with which to fill the vacated bits.

X=4'b1100;

Y = X >> 1      // Y is 4'b0110

Y = X << 2      // Y is 4'b0000

integer a, b, c;      // signed data types

a = -10;      // a = 11...10110

b = a >>> 3;      // b = 11 ...11110 , b = -2 decimal

c = a <<< 2;      // b = 11 ...1011000 , b = -40 decimal

Assignment Project Exam Help

<https://tutorcs.com>

WeChat: cstutorcs

# Concatenation Operator

- Concatenation operator ( { } ) provides a mechanism to append multiple operands.
- The operands must be sized.

<https://tutorcs.com>  
Assignment Project Exam Help  
<https://tutorcs.com>  
[WeChat: cstutorcs](https://tutorcs.com)

```
// A= 1'b1, B = 2'b00 , C = 2'b10, D = 3'b110  
Y = { B, C};  
Y = { A, B, C, D}; // Y is  
Y = { B[0], D[2], 2'b11}; // Y is
```

# Concatenation Operator

- Concatenation operator ( `{ }` ) provides a mechanism to append multiple operands.
- The operands must be sized

```
// A= 1'b1, B = 2'b00, C = 2'b10, D = 3'b110
Y = { B, C}; // Y is 4'b0010
Y = { A, B, C, D}; // Y is 8'b10010110
Y = { B[0], D[2], 2'b11}; // Y is 4'b0111
```

# Replication Operator

- Repetitive concatenation of the same operand can be expressed by using a replication constant.

Assignment Project Exam Help

```
reg A;
```

```
reg [1:0] B, C;
```

```
reg [2:0] D;
```

```
A = 1'b1; B = 2'b00; C = 2'b10; D = 3'b110;
```

```
Y = { 4{A} }; // Results in Y =
```

```
Y = { 4{A} , 2{B} }; // Results in Y =
```

```
Y = { 4{A}, 2{B}, C }; // Results in Y =
```

<https://tutorcs.com>

WeChat: cstutorcs

# Replication Operator

- Repetitive concatenation of the same operand can be expressed by using a replication constant.

Assignment Project Exam Help

```
reg A;
```

```
reg [1:0] B, C;
```

```
reg [2:0] D;
```

```
A = 1'b1; B = 2'b00; C = 2'b10; D = 3'b110;
```

```
Y = { 4{A} }; // Results in Y = 4'b1111
```

```
Y = { 4{A} , 2{B} }; // Results in Y = 8'b11110000
```

```
Y = { 4{A}, 2{B}, C }; // Results in Y = 10'b1111000010
```

<https://tutorcs.com>

WeChat: cstutorcs



# Conditional Operator

- Usage: *condition expr ? true\_expr : false\_expr ;*
- The conditional expression is first evaluated.
  - If the result is true, the true expression is evaluated.
  - If the result is false, the false expression is evaluated.

Assignment Project Exam Help

<https://tutorcs.com>

// model functionality of a 2-to-1 mux


assign out = Y ? b : a; WeChat: cstutorcs

// model functionality of a tri state buffer

assign out = enable ? in : 16'bz;

// nested conditional operators. 4-to-1 mux

assign out = Y ? ( X ? d : c ) : ( X ? b : a );



# Continuous Assignment

- The LHS of an assignment must always be a **scalar** or **vector** **net** or a concatenation of scalar and vector **nets**.
- The operands on the RHS can be **registers** or **nets** or **function calls**.
- **Continuous assignments are always active**. The assignment expression is evaluated as soon as one of the RHS operands changes.

- **assign**      `out = i1 & i2 ;`
- **assign**      `addr[15:0] = addr1[15:0] ^ addr2[15:0] ;`
- **assign**      `{c_out , sum[3:0]} = a[3:0] + b[3:0] + c_in ;`

XOR


Concatenation

# 4-to-1 Multiplexer: Method 1: Logic Equation

- In this method operators have been used instead of individual gate instantiations.

```
1 // Module 4-to-1 multiplexer using data flow
2
3 module mux4_to_1 (out, i0, i1, i2, i3, s0, s1);
4     output out;
5     input i0, i1, i2, i3;
6     input s0, s1;
7
8     // Logic equation for out
9     assign out = (~s1 & ~s0 & i0) |
10                 (~s1 & s0 & i1) |
11                 (s1 & ~s0 & i2) |
12                 (s1 & s0 & i3);
13 endmodule
```

# Synthesised circuit




# 4-to-1 Multiplexer: Method 2: Conditional Operator

```
1 module Multiplexer4_to_1 (out, i0, i1, i2, i3, s0 , s1);
2     output out;
3     input i0, i1, i2, i3;
4     input s0 , s1;
5
6     // Use nested conditional operator
7     assign out = s1 ? (s0 ? i3 : i2 ) : (s0 ? i1 : i0);
8 endmodule
```

Assignment Project Exam Help


<https://tutorcs.com>

WeChat: cstutorcs




# 4-bit Full Adder

```
1 module FullAdd4 ( sum, c_out, a, b, c_in);  
2     output [3:0] sum;  
3     output c_out;  
4     input [3:0] a, b;  
5     input c_in;  
6  
7     // Specify the function of a full adder  
8     assign { c_out , sum } = a + b + c_in;  
9 endmodule
```



# Synthesised Circuit

- This synthesis uses two 5-bit full adders.



# Gated D-Latch

When  $G=1$  then  $Q=D$ .



When  $G=0$  then  $Q$  holds the last value of  $D$  ( no state change).

```

module GDLatch (Q, Qbar, D, G);
    output Q, Qbar;
    input D, G;
    wire Sbar, Rbar;

    assign Sbar = ~(D & G);
    assign Rbar = ~(~D & G);
    assign Q = ~(Qbar & Sbar);
    assign Qbar = ~(Q & Rbar);
endmodule

```






# Edge Triggered D Type Flip-Flop

When CLK=0 then the value of D is latched in  $Q_1$  and the second latch output does not change.

When CLK=1 then the stored value of D IN  $Q_1$  is latched in  $Q_2$ .



# Verilog Code for D-Type Flip-flop


```
1  module edge_dff (Q, Qbar, D, CLK);
2      output  Q, Qbar;
3      input   D, CLK ;
4      wire    Q1, Q1bar, G1;
5      not     n1(G1, CLK);
6      // Instantiate two Gated D latches
7      GDLatch GD1 (Q, Qbar, D, G1);
8      GDLatch GD2 ( Q, Qbar, Q1, CLK);
9  endmodule
10
11
12  module GDLatch (Q, Qbar, D, G);
13      output  Q, Qbar;
14      input   D, G ;
15      wire    Sbar, Rbar;
16
17      assign Sbar = ~(D & G);
18      assign Rbar = ~(~D & G);
19      assign Q    = ~(Qbar & Sbar);
20      assign Qbar = ~(Q & Rbar);
21  endmodule
```

Assignment Project Exam Help

<https://tutorcs.com>


WeChat: cstutorcs

# Efficient Negative Edge-Triggered D-type Flip-flop with Asynchronous Clear




# Verilog code and Functional Simulation

```
1 module edge_dff(q, qbar, d, clk, clear);
2     output q, qbar;
3     input d, clk, clear;
4     wire s, sbar, r, rbar, cbar; // Internal connections
5     assign cbar = ~clear;        // Create a complement of signal clear
6     assign sbar = ~(rbar & s);   // Input latches
7     s = ~(sbar & cbar & ~clk);
8     r = ~(rbar & ~clk & s);
9     rbar = ~(r & clear & d);
10    assign q = ~(s & qbar);      // Output latch
11    qbar = ~(q & r & cbar);
12 endmodule
```






# Setup and Hold Times for D Flip-flops

- For the proper function of the edge triggered FF
  - D input must be stable for  $t_{su}$  time (setup time) before the active edge of the clock.
  - D input must be stable for  $t_h$  time (hold time) after the active edge of the clock.



# Example: 4\_bit Ripple Counter

## NB: This is bad it's Asynchronous



# Verilog Code

NB: This is bad it's Asynchronous


```
1  // Ripple counter
2  module counter(Q , clock, clear);
3      output [3:0] Q;
4      input clock, clear;
5      // Instantiate the T flipflops
6      T_ff tff0(Q[0], clock, clear);
7      T_ff tff1(Q[1], Q[0], clear);
8      T_ff tff2(Q[2], Q[1], clear);
9      T_ff tff3(Q[3], Q[2], clear);
10 endmodule
11
12 // Edge triggered T-flipflop. Toggles every clock cycle.
13 module T_ff(q, clk, clear);
14     output q;
15     input clk, clear;
16     // Instantiate the edge triggered DFF
17     // Complement of output q is fed back.
18     // Notice qbar not needed. Empty port.
19     edge_dff ff1(q, ~q, clk, clear);
20 endmodule
21
```

Assignment Project Exam Help

<https://tutorcs.com>

WeChat: cstutorcs

# Timing Simulation




Falling edge trigger

9.551 ns is the  
propagation delay




# Exercise: Synchronous Counter using Master-Slave J-K Flip-flops

- Write a Verilog data flow description of the following synchronous counter and simulate it using Quartus II.
- The J-K flip-flops are reset to 0 when clear\_n becomes low.
- The flip-flops change state on the falling edge of the clock.
- Counting is disabled when count\_enable signal is low.



# Master-Slave J-K Flip-flop



You may encounter a **timing issue** in the timing simulation. In this case use the JKFF flip-flop from the library. From the **Edit** menu select **Insert Template** then expand the **Verilog HDL \ Altera Primitives \ Registers and Latches** and select the JKFF

# JK Flip-flop


```
1  module J_KFF ( q, qbar, j, k, clear_n, clock);  
2      output    q, qbar;  
3      input     j, k, clear_n, clock;  
4  
5      wire      a, b, c, d, e, f, cbar;  
6  
7      assign cbar = ~clock;  
8      assign  a = ~(j & clock & clear_n & qbar);  
9      assign  b = ~(k & clock & q);  
10     assign  c = ~(a & d);  
11     assign  d = ~(b & c & clear_n);  
12     assign  e = ~(c & cbar);  
13     assign  f = ~(d & cbar);  
14     assign  q = ~(e & qbar);  
15     assign  qbar = ~(q & clear_n & f);  
16 endmodule
```

Assignment Project Exam Help


<https://tutorcs.com>

WeChat: cstutorcs


# Functional and Timing Simulation



# RTL Viewer



# Cyclone II LE in Normal Mode



# Using Altera JK Primitives

```
1 module SynchronousCounter ( q, clock, clear_n, count_enable);
2     output    [3:0] q;
3     input     clock, clear_n, count_enable;
4     wire      j1, j2, j3;
5     wire      [3:0] qbar;
6
7     assign    j1 = (count_enable & q[0]);
8     assign    j2 = (j1 & q[1]);
9     assign    j3 = (j2 & q[2]);
10
11     JKFF     jkff0(.j(count_enable), .k(count_enable), .clk(clock), .clrn(clear_n), .prn(1), .q(q[0]));
12     JKFF     jkff1(.j(j1), .k(j1), .clk(clock), .clrn(clear_n), .prn(1), .q(q[1]));
13     JKFF     jkff2(.j(j2), .k(j2), .clk(clock), .clrn(clear_n), .prn(1), .q(q[2]));
14     JKFF     jkff3(.j(j3), .k(j3), .clk(clock), .clrn(clear_n), .prn(1), .q(q[3]));
15
16 endmodule
17
18
```


Assignment Project Exam Help

<https://tutorcs.com>

WeChat: cstutores


# RTL Viewer of counter

Assignment Project Exam Help





# Timing Simulation



# RTL Summary

---

- The **assign** statement was explained.
- Some Verilog operators were explained via examples. **Assignment Project Exam Help**
- 4-to-1 mux and full adder circuits were modeled as combinational circuit examples. **<https://tutorcs.com>**
- Data flow modeling was used to model D-type flip-flop and a ripple counter. **WeChat: cstutorcs**
- **Setup** and **hold times** in FFs were explained.
- Synchronous counters was introduced and the importance of the timing simulation was explained.