# Digital Systems Design ELEC373/473 Assignment Project Exam Help

https://tutorcs.com

WeChat: cstutorcs

Tasks and Functions

### Design Documentation

- Verilog models' usefulness to other people depends on the correctness and clarity of the description.
- Tasks and Functions are two types of subprograms that can improve the clarity of a description by encapsulating code.
  - Functions substitute the antexpression
  - **Tasks** create a hierarchical organization of the procedural statements within a Verilog behaviour.
- Encapsulation of Verilog code hides the details of an implementation from the outside world.
- Overall, tasks and functions improve the readability, portability and maintainability of a model.


#### **Tasks**

- Tasks are declared within a module, and they may be referenced only from within a cyclic or single-pass behaviour.
- When a task is called, supplest of the parameters in the environment are associated with the inputs, outputs, and inouts within the task according to their order.
  - A task can call itse\\ eChat: cstutorcs
  - A task must be named.
  - All of the declarations of variables are local to the task.
  - The arguments of the task retain the type they hold in the environment that invokes the task.

### Example 1- Adder\_task

```
module adder_task (c_out, sum, c_in, data_a, data_b, clk, reset);
    output
                  [3:0]
                           sum;
    output
                           c out;
                Assignment Project Exam Help
    input
    input
    reg
                      https://tutorcs.com
    reg
    always @ (posedge clk or posedge reset)
       if (reset) {c_out, solo} hat; elsetutorcs
                  add_values (c_out, sum, data_a, data_b, c_in);
    task add_values;
         output
                           c out;
                  [3:0]
         output
                           sum;
                           data_a, data_b;
         input
                  [3:0]
         input
                           c_in;
                  \{c\_out, sum\} \le data\_a + (data\_b + c\_in);
         begin
                                                           end
    endtask
 endmodule
```

## Synthesised hardware



#### **Functions**

- Verilog functions are declared within a parent module and can be referenced in any valid expression-for example, in the RHS of a continuous assignment statement.
- Functions may implement only to his his behavior p
- Functions may not contain timing controls (no delay control [#], event control [@], or wait statements).
- A function may contain a declaration of inputs and local variables (no output or input port)
- The value of a function is returned by its name when the expression calling the function is executed.
- The definition of a function implicitly defines an internal register variable with the same name, range, and type as the function itself. This variable must be assigned a value within the function body.

## Example 2 – Arithmetic\_unit

```
module arithmetic_unit (result_1, result_2, operand_1, operand_2);
    output
                 [4:0]
                           result 1;
                 [3:0]
    output
                           result_2;
                 [3:0] Assignment Project Exam Help
    input
    assign result_1 = sum_of_operands (operand_1, operand_2);
    assign result_2 = largest_dpetand (operand_2);
    function
                          sum of operands stutores
                 [4:0]
                 [3:0]
                           operand 1, operand 2;
        input
        sum_of_operands = operand_1 + operand_2;
    endfunction
    function
                 [3:0]
                           largest_operand;
                           operand_1, operand_2;
                 [3:0]
        input
        largest_operand = (operand_1 >= operand_2) ? operand_1 : operand_2;
    endfunction
 endmodule
```

# Example 2 – Arithmetic\_unit

