

Digital Systems Design ELEG373/47e3 Exam Help

https://tutorcs.com

WeChat: cstutorcs

Multipliers

Prof J.S. Smith Room A515;

E-mail: j.s.smith@liv.ac.uk

Multipliers

- The next section looks at implementing multipliers in digital logic.
- For a 32 bit x 32 bit multiplication how wide (how many bits) could the result be? (tutorcs.com

WeChat: cstutorcs

MULTIPLIERS (unsigned)

Paper and pencil example (unsigned):

- m bits multiply by n bits \text{\text{cGhatitesptrateurcts}}
- The multiplier's LSB is checked. If it is
 - 0 => place 0 in the sub-product
 - 1 => place a copy of the multiplicand in the sub-product shifted by the appropriate number of bits
- 4 versions of multiply hardware & algorithm will be presented with successive refinement.

Unsigned Multiplication


Multiplying N-bit number by M-bit number gives (N+M)-bit result

Easy part: forming partial products

(just an AND gate since B_I is either 0 or 1)

Hard part: adding M N-bit partial products

Unsigned Combinational (Parallel) Multiplier




- ((31×31) -1) 1-Bit Full Adders + 32 1-bit Half Adders+(32×32) 2-input AND gates
- Maximum $t_{pd} = (32 + (2 \times 30)) \times (Adder delay) + (1 \times (AND gate delay))$

Problems

- For a 32bit adder the propagation delay is
 Maximum t_{pd} = (32 + (2 × 30)) × (Adder delay) +(1 × (AND gate delay))
 Assignment Project Exam Help
- In a sequential (clacked) taystem this would reduce the maximum clock speed as the system need to wait for the signals to propagate before the clock can be applied.
- One solution is to go for a sequential system rather than a combinational logic system.


Unsigned shift-add multiplier (version 1)

64-bit Multiplicand reg, 64-bit ALU, 64-bit Product reg, 32-bit multiplier reg



Multiplier = datapath + control

Multiply Algorithm (version 1)




Observations on 32-bit Multiplier (version 1)

- 1 clock per cycle => 32×2=64 clocks per multiply
- Half of the bits in the multiplicand are always 0
 64-bit addersis wasted Project Exam Help
- O's are inserted in https://ghtcoofsMultiplicand as it is shifted => least significant bits of the Product register never changed once formed
- Instead of shifting multiplicand to left, shift product to right?

Unsigned shift-add multiplier (version 1)


64-bit Multiplicand reg, 64-bit ALU, 64-bit Product reg, 32-bit multiplier reg




Multiplier = datapath + control

Multiply Hardware (version 2)

32-bit Multiplicand Reg, 32 -bit ALU,
 64-bit Product Reg, 32-bit Multiplier Reg
 Assignment Project Exam Help




What's going on?



Multiply Algorithm (version 2)

Product register




Start


Done

Multiply Hardware (version 3)

32-bit Multiplicand Reg, 32 -bit ALU,
 64-bit Product Reg, (No Multiplier Reg)
 Assignment Project Exam Help



Multiply Algorithm (version 3)




Observations on Multiply (version 3)

- Less registers because Multiplier & Product are combined
- What about signed at the light am Help
 - The easiest solution is to make both positive & remember whether to complement product when done (leave out the sign bit, run for 31 steps)
 - Apply definition of 2's complement
 - need to sign-extend partial products and subtract at the end
 - Booth's Algorithm is an elegant way to multiply signed numbers using the same hardware as before and saving cycles
 - can handle multiple bits at a time

Motivation for Booth's Algorithm

```
Example 2 \times 6 = 0010 \times 0110:
                              0010
                              0110
                              0000
                                     shift (0 in multiplier)
                  Assignment Paraje of European Help
                            0010
                                     add (1 in multiplier)
                         h@@@://tu$bift@9.io.omyltiplier)
                          00001100
ALU with add and subtract operations gets the same result in more than one way:
6 = -2 + 8
         0110
                   = -0010 + 1000 = 11110 + 01000
                  (-2+8) x2 = -2x2 + 8x2 = 12
                             0010
                                     (multiplicand)
                                     (multiplier)
                             0110
                                     shift (0 in multiplier)
                              0000
                            0010
                                     sub (first 1 in multiplier)
                                     shift (mid string of 1s).
                           0000
                           0010
                                     add (prior step had last 1)
                        00001100
```

Booth's Algorithm



Originally for Speed (when shift was faster than add)

Replace a string of 1s in multiplier with an initial subtract when we first see a one and then later add for the bit after the last one


Example (2×7)

Operation	Multiplicand	Product	next?		
0. initial value	0010	0000 011 1 0	subtract		
1a. P=P-mAssignment Project Exam Help					
	https://tutc	ortis.com o	shift P (sign extend)		
1b.	0010	1111 001 1 1	nop, shift (sign extend)		
2.	WeChat: c	stutores 1111 100 1 1	nop, shift (sign extend)		
3.	0010	1111 110 0 1	add		
4a.	0010 _+	- <u>0010</u> 0001 110 <mark>0 1</mark>	shift (sign extend)		
4b.	0010	0000 1110 0	done		
	$(1110)_2 = 1$	4			


Example $(2 \times (-3))$

Operation	Multiplicand	Product	next?
0. initial value	0010	0000 110 1 0	10 -> sub
1a. P=P-m	1110 Assignment	Project Exam He	elp
		1110 1101 0	shift P (sign ext)
1b.	001 https://t	utorosopo + 0010	01 -> add
2a.	WeCha	t: 68fytores	shift P
2b.	0010	0000 10 <mark>1 1 0</mark> + 1110	10 -> sub
3a.	0010	1110 1011 0	shift
3b.	0010	1111 010 1 1	11 -> nop
4a.		1111 010 <mark>1 1</mark>	shift
4b.	0010	1111 1010 1	done


Structural Units of Booth's Multiplier




State Transition Graph (STG) for a 4-bit Booth Sequential Multiplier



The value of two successive bits determines the Booth recoded multiplier bit, BRCi.





Verilog Code for Booth's Algorithm (1)

```
module Booth Multiplier( product, Ready, word1, word2, Start, clock, reset);
 2
        parameter
                                L word = 4;
                                L BRC = 2;
 3
         parameter
                                All ones = 4'b1111;
        parameter
                                All Zeros = 4'b00000;
 5
        parameter
 6
        output [2*L word-1:0]
                              product;
                       ssignment Project Exam Help
        output
                                Start, clock, reset;
        input
                                m0, Load words, Shift, Add, Sub, Ready;
10
        wire
                           https://tutorcs.com
11
        wire
12
13
         Datapath Booth M1 (product, m0, word1, word2, Load words,
14
                            Whethat cstutorcsreset);
15
16
        Controller Booth M2 (Load words, Shift, Add, Sub, Ready, m0,
17
                             Start, clock, reset);
18
      endmodule
10
```

Verilog Code for Booth's Algorithm (2)

```
19
20
     module Controller Booth (Load words, Shift, Add, Sub, Ready,
21
                                    m0, Start, clock, reset);
22
23
         parameter
24
          parameter
25
          parameter
26
                                    Load words, Shift, Add, Sub, Ready;
27
         output
28
          input
                                    m0, Start, clock, reset;
                                    S_idle = 0, S_1 = 1, S_2 = 2, S_3 = 3,
S_4 = 4, S_5 = 5, S_6 = 6, S_7 = 7, S_8 = 8;
30
          parameter
31
32
          reg
33
          reg
                                    BRC={m0,m0 del};
34
          wire [L BRC-1:0]
35
         wire
                                   Ready = ((state == S idle) && !reset) || (state == S 8);
36
37
          always @ (posedge clock or posedge reset)
             if (reset) m0 del <= 0; else if (Load words) m0 del <= 0; else m0 del <= m0;
38
39
40
          always @ (posedge clock or posedge reset)
             if (reset) state <= S idle; else state <= next state;
41
42
```


Verilog Code for Booth's Algorithm (3)

```
43
         always @ (state or Start or BRC)
44
            begin //next state and control logic
45
               Load words = 0; Shift = 0; Add = 0; Sub = 0;
46
               case (state)
47
                  S idle: if (Start) begin Load words = 1; next state = S 1; end
48
                           else next state = S idle;
49
                           if ((BRC == 0) || (BRC==3)) begin Shift = 1; next state = S 3; end
                  S 1:
50
51
52
                                              (BRC==3)) begin Shift = 1; next state = S 5; end
                  S 3:
53
                           else if, (BRC == 1), begin Add = 1; next state = S 4; end
                           else Nitt Desc /= Ublo GCS SGOT next state = S 4; end
54
55
                  S 5:
                                              (BRC==3)) begin Shift = 1; next state = S 7; end
                           else if (BRC == 1) begin Add = 1; next state = S 6; end
56
57
58
                  S 7:
                                              (BRC==3)) begin Shift = 1; next state = S 8; end
59
                           else if (BRC == 1) begin Add = 1; next state = S 8; end
60
                           else if (BRC == 2) begin Sub = 1; next state = S 8; end
61
                  S 2:
                                               begin Shift = 1; next state = S 3; end
62
                                               begin Shift = 1; next state = S 5; end
                                               begin Shift = 1; next state = S 7; end
63
64
65
                  S 8:
                           if(Start)
                                               begin Load words = 1; next state = S 1; end
66
                            else
                                                                     next state = S 8;
67
                                                                     next state = S idle;
68
                  default:
69
               endcase
70
            end
71
      endmodule
72
```


```
module Datapath Booth (product, m0, word1, word2, Load words,
79
                              Shift, Add, Sub, clock, reset);
 80
                                L word = 4;
         parameter
 81
                                All ones = 4'b1111;
         parameter
 82
                                All Zeros = 4'b00000;
         parameter
 83
 84
                                product;
         output [2*L word-1:0]
 85
         output
                                m0;
 86
               [L word-1:0]
                               word1, word2;
         input
 87
                               Load words, Shift, Add, Sub, clock, reset;
         input
 88
                [2*L word-1:0] product, multiplicand;
         reg
                [L word-1:0]
 89
                                multiplier;
         req
                     Assignment Project Exam Help
 90
         wire
 91
 92
         always @ (posedge clock or posedge reset)
                            https://tutorcs.com
 93
            begin
 94
               if (reset) betin multi
 95
               else if (Load words)
 96
                  begin
                     if (word echat; estutores icand <= word1;
 97
                     else multiplicand <= { All ones, word1[L word-1:0]};</pre>
 98
 99
                     multiplier <= word2;
100
                     product <= 0;
101
                  end
102
               else if (Shift)
103
                  begin
104
                     multiplier <= multiplier >> 1;
105
                     multiplicand <= multiplicand << 1;
106
                  end
107
               else if (Add) begin product <= product + multiplicand; end
               else if (Sub) begin product <= product - multiplicand; end
108
109
            end
                                                                                28
110
      endmodule
```

111

RTL View of Booth's Multiplier




The Datapath



The Controller





Booth's Simulation




one input is negative: $0010 \times 1101 = 11111010 (2 * -3 = -6)$

Verilog Quartus implementation





Simulation results



Propagation time is about 18ns. Is that what you would expect for a purely combination circuit?

Resources used

```
Flow Summary
                                      Successful - Wed Oct 31 08:47:46 2012
   Flow Status
   Quartus II 64-Bit Version
                                      12.0 Build 263 08/02/2012 SP 2 SJ Full Version
   Revision Name
                                      mult32x32
                                     Project Exam Help
   Top-level Entity Name
⊡ Total logic elements
                                      80 / 33,216 ( < 1 % )
      · Total combinational functions
                                      80 / 33,216 ( < 1 %)
       Dedicated logic registers
   Total registers
   Total pins
                                      128 / 475 (27 %)
   Total virtual pins
   ·Total memory bits \/ \/
   Embedded Multiplier 9-bit eler
   · Total PLLs
                                      0/4(0%)
   Device
                                      EP2C35F672C6
   Timing Models
                                      Final
```

Note the use of 8 embedded 9 bit multipliers

Altera's Embedded Multiplier

