

# Digital Systems Design Else Control of the Police of the

https://tutorcs.com

## Behavioural Modelling and Synthesis (Modelling Repetitive Algorithms)

Extracted from: Verilog HDL by M.D. Ciletti and


IEEE Std 1364-2001 Version C

Prof J.S. Smith Room A515;

E-mail: j.s.smith@liv.ac.uk

## Dataflow Models of a Linear Feedback Shift Register (LFSR)


LFSRs are commonly used in generating pseudo-random binary numbers and have many other applications like cyclic redundancy check (GRG) ent Project Exam Help



 $C_x = 1$  means Y[x] is connected to the XOR gate (except for LSB).

 $C_{\rm x} = 0$  means there is no connection.


#### Data Movement in an LFSR




# 8-Cell LFSR using Nonblocking Assignments

```
module LFSR RTL (Y, Clock, Reset);
                                 Length = 8;
         parameter
                                initial state
                                                 =8'b1000 1001;
         parameter
         parameter [Length-1:0] Tap Coefficient =8'b1111 0011;
 4
               Assignment Project Exam Help
                                                   Note in this code everything
         output
                  [Length-1:0]
                                                   is in the always@(posedge)
                  "https://tutorcs.com
         reg
 9
                                                   block as the only output is
10
                                                   the register value you can do
11
                                                   this if there are only register
12
13
               else
                                                   outputs
14
                  begin
15
                     Y[0] <= Y[7];
                     Y[1] <= Tap_Coefficient[1] ? Y[0] ^ Y[7] : Y[0];
16
                     Y[2] <= Tap Coefficient[2] ? Y[1] ^ Y[7] : Y[1];
17
                     Y[3] <= Tap Coefficient[3] ? Y[2] ^ Y[7] : Y[2];
18
                     Y[4] <= Tap_Coefficient[4] ? Y[3] ^ Y[7] : Y[3];
19
                     Y[5] <= Tap_Coefficient[5] ? Y[4] ^ Y[7] : Y[4];
20
                     Y[6] <= Tap Coefficient[6] ? Y[5] ^ Y[7] : Y[5];
21
22
                     Y[7] <= Tap Coefficient[7] ? Y[6] ^ Y[7] : Y[6];
23
                  end
24
      endmodule
```

### Synthesised circuit



#### Simulation Result



The pattern is repeated after 2550 ns = 51 cycles X 50ns. This period can be increased to 255 cycles by changing the coefficients.

#### Looping Statements IEEE Std 1364-2001

- forever
  - Continuously executes a statement.
- repeat

- Assignment Project Exam Help
- Executes a statement/autioned.comber of times. If the expression evaluates to unknown or high impedance, it shall be treated as zero; and no statement shall be executed.
- while
  - Executes a statement until an expression becomes false. If the expression starts out false, the statement shall not be executed at all.

#### Looping Statements IEEE Std 1364-2001

#### for

- Controls execution of its associated statement(s) by a three-step programmentoffed Exam Help
- a) Executes an assignment normally used to initialize a variable that controls the number of loops executed.
- b) Evaluates an expression csifuthe result is zero, the for-loop shall exit, and if it is not zero, the for-loop shall execute its associated statement(s) and then perform step c. If the expression evaluates to an unknown or high-impedance value, it shall be treated as zero.
- c) Executes an assignment normally used to modify the value of the loop-control variable, then repeats step b.

#### 8-cell LFSR using For loop

For loop can be used for describing repetitive algorithms.


```
module LFSR RTL for (Y, Clock, Reset);
                                  Length = 8:
         parameter
                                                                           If the control
         parameter initial_state. =8'b1000_1001;
parameter [Anssignmenterropectbexam;Help]
                                                                           expression is
                                                                          true the following
6
         input
                                  Clock, Reset;
                   [Length-https://tutorcsinglemstatement
         output
                                                                           statement(s) will
         reg
                                                                           be executed.
                                  Cell ptr;
         integer
                                                  executes once
10
        always @ (posedge Clock) Chat: cstutorcs
11
                                                                         If the control
12
13
            begin
                                                                         expression is false
               if (Reset == 0) Y <= initial state;
                                                                         the loop terminates.
15
                  else
16
                     begin
                        Y[0] \leftarrow Y[Length-1];
                        for (Cell ptr = 1; Cell ptr <= (Length-1); Cell ptr = Cell ptr +1)</pre>
18
19
                        if (Tap Coefficient [Cell ptr] == 1)
20
                           Y[Cell ptr] <= Y[Cell ptr-1] ^ Y[Length-1];
21
                        else
22
                           Y[Cell ptr] <= Y[Cell ptr-1];
23
                     end
24
            end
25
      endmodule
                                                                         index statement
```

### Repeat Example: Combinational Multiplier


```
module Multiplier (Result, Operanda, Operandb);
 2
 3
          parameter
                      SIZE = 4;
 4
                      LONGSIZE = 8;
         parameter
                                                                  Will this produce a
 5
                                                                  combinational or
 6
          output
                                                        Exams ed the hial design?
         input
                   [LONGSIZE-1:0] shift opa, shift opb, Result;
          rea
                  (Operanda, Operanda)://tutorcs.com
10
11
12
            begin
                /* The left 4 bits of chift opa and shift opb are assinged to 0 while their myne high acsilliores to Operanda and Operandb */
13
14
15
                shift opa = Operanda;
16
                shift opb = Operandb;
17
                Result = 0:
                                                                  Operanda
                                                                                      1010 X
18
                                                                  Operandb
                                                                                      1101
19
                repeat (SIZE)
20
                   begin
                                                                  Shift opa
                                                                                00001010
21
                      if (shift opb[0])
                                                                                0000000
22
                         Result = Result + shift opa;
23
                      shift opa = shift opa << 1;
                                                                                00101000
                      shift opb = shift opb >> 1;
24
                                                                                01010000
25
                   end
                                                                  Result
                                                                                10000010
26
             end
27
      endmodule
```

20

### Simulation and Synthesis



#### WeChat: cstutorcs



No latches were synthesized. Combinational circuit with Adders and Multiplexers.

#### Counting 1's in a 7 bit value

The next few examples are going to count the number of 1's in an 7 bit value:

i.e. 1010101B Assignment Project Exam Help


https://tutorcs.com

WeChat: cstutorcs


## "While" Example: Counting the Number of Ones in an Input Register

```
module Count ones (ones, rega);
 2
          output [2:0] ones;
                  Assignment Project Exam Help Will this produce a combinational or
          input
 5
                 [6:0] temp_reg: sequential design?
[2:https://tutorcs.com
 6
          reg
          req
 8
          always @ (re\)eChat: cstutorcs
 9
10
          begin
11
             ones = 0:
12
             temp reg = rega;
13
             while (temp reg)
14
                 begin
15
                    if (temp reg[0]) ones = ones + 1;
16
                    temp reg = temp reg >> 1;
17
                 end:
18
          end
19
       endmodule
```

### Synthesised Circuit




#### Simulation Results




# Counting the Number of Ones (more efficient approach)


#### WeChat: cstutorcs



### Synthesised Design




https://tutorcs.com




Note: 8 logic elements

# Counting the Number of Ones (using a for loop)


```
module NumberOfOnes for (Out, Input);
 2
        parameter
                 size = 7:
 3
 4
               [2:0] Out;
       output
 5
               [size-1:0] Input;
        input
 6
       reg [2:3] Out SSignment Project Exam Help
 8
 9
       always @ (Input)
10
11
          begin
12
13
14
               if (Input[Count])
                 WeChat: cstutorcs
15
16
          end
17
     endmodule
```



### Synthesised Design




https://tutorcs.com




Note: 9 Logic Elements


## Disable Statement Example: Position of the First '1'

The *disable* statement is used to prematurely terminate a named block of procedural statements.







### Synthesised Circuit



https://tutorcs.com



#### Position of the First '1' with Valid



### Synthesised Circuit

