# Digital System Design ELEC373/473

Assignment Project Exam

https://tutorcs.com

WeChat: cstutorcs

**Quartus State Machine Wizard** 

For the Single Pulser example

#### State Machine Wizard

- Some comments
  - It works
  - But..... The Verileg code produced isn't very good.
  - However if you'r at the wint of the State Machine Wizard and then examine the code.


## Single Pulser example

#### Objective


- For push button inputs designers just want to generate a pulse lasting a single it to generate a pulse button is pressed.

  https://tutorcs.com
  - For example if it was connected to a counter enable it would just increment once were him extra toutton is pressed.
- Such a circuit is called a single pulser.
- On the DE2 Board the input goes low when the button is pressed and high when it is released.

## Single Pusler Block Diagram




## Single Pulser – ASM (Chart)




#### State Machine Wizard

■ File -> New New X State Machine File New Quartus II Project Design Files Assignment Project Exam Help Qsys System File State Machine File Verification/Debugging Files In-System Sources and Probes File Logic Analyzer Interface File SignalTap II Logic Analyzer File University Program VWF Other Files AHDL Include File Block Symbol File Chain Description File Synopsys Design Constraints File Text File OK Cancel Help

### State Machine Wizard - Default




#### State Machine Wizard




Ideally all transition paths should be specified but if not have it stay in the same state


## Add Inputs and Outputs




### Add States and State Transitions




## Add Actions - Outputs




## Apply and Generate HDL




## **Examine Verilog**




## Synthesise it and examine design Technology Map Viewer (Tools->Netlist Viewers)





### Simulate it



Note: Avoid Asynchronous inputs changing at the same time as the clock edge as this violates the setup and hold requirements.

Best to have inputs changing on the falling edge of the clock.