# Digital Systems Design ELEC373/473 Assignment Project Exam Help

https://tutorcs.com

WeChat: cstutorcs

Synthesis Tips

Extracted from Verilog HDL by M.D. Ciletti

# Exploiting Logical Don't-Cares in Synthesis

• The absence of a "default" assignment in "case" statements manding ompleter if" statements will cause latches to be instantiated by a synthesis tool. (Example 1)


WeChat: cstutorcs


# Example 1 – Counter & Seven segment decoder

```
module Latched Seven Seg Display
              (Display L, Display R, Blanking, Enable, reset, clock);
                  [6:0]. Display L. Display R. Help lock:
4
     output
                  [6:0].
      input
                          Display L, Display R;
                  [6:0]
     reg
                  [3:0] https://tutorcs.com
     reg
8
                 BLANK WeChatorcs
9
     parameter
10
     parameter
                          = 7'b100 1111;
11
                 ONE
     parameter
                         = 7'b001 0010;
                 TWO
12
     parameter
13
                 THREE
                          = 7'b000 0110:
     parameter
                          = 7'b100 1100:
14
                 FOUR
     parameter
                           7'b010 0100;
15
                 FIVE
     parameter
16
                 SIX
                           7'b010 0000;
     parameter
                          = 7'b000 1111;
17
                 SEVEN
     parameter
18
                 EIGHT
                          = 7'b000 0000;
     parameter
                          = 7'b000 0100;
19
                 NINE
     parameter
```

# Example 1 (cont.)

```
4 U
21
     always 🛭 (posedge clock)
22
         if (reset) count<= 0; else if (Enable) count<= count +1;</pre>
23
     always @ (count or Blanking)
         if (Blanking Assignmenty Project Examy Helpank; end else
24
25
        case (count)
26
                     begin hittphay //tufffffc gier name = ZERO;
             0:
                                                                end
                     begin Display L= ZERO; Display R = TWO;
27
                                                                end
                     begin Nisplay Lat ZERO; Display R = FOUR;
28
             4:
                                                                end
                    begin Display L= ZERO; Display R = SIX;
29
             6:
                                                                end
                   begin Display L= ZERO; Display R = EIGHT;
30
             8:
                                                                end
                   begin Display L= ONE; Display R = ZERO;
31
             10:
                                                                end
32
             12:
                   begin Display L= ONE; Display R = TWO;
                                                                end
                     begin Display L= ONE; Display R = FOUR;
33
             14:
                                                                end
34
             // By removing the default statement 14 latches will be synthesised
35
             default begin Display L= BLANK; Display R= BLANK;
                                                                end
36
         endcase
37
      endmodule
```






# Don't cares & Tri-State Outputs

- An assignment to "x" in a "case" or an "if" assignment will be treated as a don't-care condition in synthesis. This will be used in logic minimisation. (Example 2) Assignment Project Exam Help
- If a conditional operator assigns the value "z" to the right hand side expression of a continuous assignment in a level sensitive behaviour, the statement will synthesise to a three-state device driven by combinational logic. (Example 2)


# Example 2

```
\blacksquare module alu with z (alu out, data a, data b, enable, opcode);
 3
      input
                  [2:0]
                          opcode;
                         data_a, data_b;
 4
                  [3:0]
      input
                   Assignment Project Exam Help
 5
      input
 6
                  [3:0]
                          alu out;
      output
 7
                        https://tutorcs.com
                  [3:0]
8
      rea
 9
     // Three-state buffers are generated orcs 4'bz;
10
11
12
13
      always 🛭 (opcode or data a or data b)
14
          case (opcode)
15
              3'b001:
                         alu reg= data a | data b;
             3'b010:
16
                         alu reg= data a ^ data b;
17
             3'b110:
                         alu req= ~ data b;
             //default: alu req= 4'b0;
18
19
             //with unconstrained default less hardware is generated
20
             default:
                          alu reg= 4'bx;
21
          endcase
22
      endmodule
```



Constrained default assignment has used **8-1 multiplexer** blocks for synthesis. **8 Logic Elements** of a Cyclone II device will be used.

Unconstrained default assignment has used **4-1 multiplexer** blocks for synthesis. **4 Logic Elements** of a Cyclone II device will be used.




# Resource Sharing

- A synthesis tool must recognise whether the physical resources required to implement complex behaviours (e.g. Adders) can be shared.
- If the data flows within a behaviour do not conflict, the resource can be shared between one or more passignment Project Exam Help

```
module res_share (y_out, sattetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata/attetata
```

The important design trade off is that the **mux** will use significantly less resources than the adder that it replaces. (Depends on the Architecture)

# Forced Resource Sharing



# Synthesis of Sequential Logic with Latches

 A set of feedback-free continuous assignments will synthesise into latch free combinational logic.

Assignment Project Exam Help
A continuous assignment using a conditional operator with feedback will synthesise into a latchhttps://tutorcs.com

```
assign data_out = ( CS_b ==0) ? (WE_b ==0) ? data_in : data_out : 1'bz;
                   WeChat: cstutorcs
This is better written as
assign data_out = ( CS_b ==0) ? ((WE_b ==0) ? data_in : data_out ) : 1'bz;
```

The above assignment synthesises an SRAM cell




# Accidental Synthesis of Latches

- A Verilog description of combinational logic must assign values to the outputs for all possible values of the inputs.
- The event control expression must be sensitive to all the inputs otherwise unintentional latches as significant Project Exam Help

```
module or4 behav
                    (y, x_in);
                        https://tutorcs.com
     output
     input
                    [3:0]
                               x_in;
                        We Chat: chargister is synthesised for y
     reg
     integer
     always @ (x_in) // Only a 4-input OR gate is synthesised
     // always @ (x_in [3:1]) // If x_in[0] input is excluded from the sensitivity list of the
     // cyclic behaviour an unintentional latch for x in[0] is synthesised too.
          begin: check_for_1
              y=0;
              for (k = 0; k \le 3; k = k+1)
                    if (x_in[k] == 1)
                               begin y =1; disable check_for_1;
                                                                    end
          end
endmodule
```

# Synthesised Circuits



- (a) Circuit synthesised from a level-sensitive cyclic behaviour
- (b) Circuit synthesised from a latch-inducing model


Note: Quartus will actually synthesise circuit (a) for either definition. However not all synthesisers behave the same.

# Intentional Synthesis of Latches

• An if statement in a level-sensitive behaviour will synthesise to a latch if the statement assigns value to a register variable in some, but not all, branches (it prthe statement is incomplete).

```
nttps://tutorcs.com
(data_out, data_in, latch_enable);
module latch_if2
                [3:0]WeChtatoustutorcs
    output
    input
                [3:0]
                        data_in;
    input
                        latch_enable;
                [3:0]
                         data_out
    reg
    always @ (latch_enable or data_in)
       if (latch_enable) data_out = data_in; // incompletely specified
endmodule
```

# Synthesised Circuit



# Synthesis of Loops


 In static or data-independent loops the number of iterations can be determined by the compiler before simulation.

#### Assignment Project Exam Help

• In nonstatic loops the number of iterations depends on some variable during operation. \*\*Interest of iterations depends on some variable during operation.\*\*

#### WeChat: cstutorcs

- In addition to having a dependency on data, a loop may have a dependency on embedded timing controls.
- Nonstatic loops that do not have internal timing controls are not synthesisable by some tools.



# Static Loops without Embedded Timing Controls

```
out~3
module for_and_loop_com (out, a,b);
    output
                 [3:0]
                         out;
                                                           out~2
              Assignment Project Exam Hel
    input
    reg
                                                           out~1
                [3:0] out:
https://tutorcs.com
    reg
    wire
                                                           out~0
    always @ (a or b) WeChat: cstutorcs
        begin
           for (i=0; i<=3; i=i+1)
                         out[i] = a[i] \& b[i];
        end
endmodule
```

The loop does not depend on the data and does not have embedded event controls. Therefore it produces combinational logic.

# Example for the next sections

The following examples all aim to count the number of 1's in a word received in a parallel data format.

Assignment Project Exam Help

https://tutorcs.com

WeChat: cstutorcs


## Example count\_ones\_a

```
module count ones a ( bit count, data, clk, reset);
 2
                             data width = 4;
         parameter
                             count width = 3;
 3
         parameter
                 [data_width -1:: 0] bit count; Project Exam Help
         output
        input
                                         clk, reset;
         input
                 [count_width -1 https://tutorcs.com
 9
10
        reg
11
                  [data width - 1 : 0]
         req
12
                                WeChat: cstutorcs
         always @ (posedge clk)
13
14
            if (reset) begin count = 0; bit count =0; end
15
            else
16
              begin
17
                 count = 0;
                 bit count = 0;
18
19
                 temp = data;
20
                 for ( index = 0; index <= data width; index = index +1)</pre>
21
                    begin
22
                       count = count + temp[0];
23
                       temp = temp >>1;
24
                     end
25
                 bit count = count;
26
               end
      endmodule
```

### Notes on count ones a

- The contents of the register variables index and temp do not have a lifetime outside the cyclic behaviour in which they are assigned a value.
- Both variables are eliminated by the synthesis tool. The only synthesised register is bit\_count.
  - Signal bit\_count is registered because its value is assigned with an edge sensitive cyclic behaviour. bit\_count is also an output port.

WeChat: cstutorcs



#### Static Loops with Embedded Timing Controls

```
module count_ones_b2 (bit_count, data, clk, reset);
   parameter
                                               data width = 4;
                                               count_width = 3;
   parameter
                  [count_width -1:0]
                                               bit count;
   output
                  [data width - 1 : 0]
   input
                                               data:
                                               clk, reset;
   input
                  [count width -1:0] Project Exam Help
   reg
   reg
                                               index:
   integer
   always begin: machine https://tutorcs.com
         for (index = 0; index <= data_width; index = index +1)
            begin
              @ (posedge che Chat: enstable fining control
              if (reset) begin bit_count = 0; disable machine; end
              else if (index == 0) begin count = 0; bit_count =0; temp = data; end
              else if (index < data_width)</pre>
                 begin count = count + temp[0]; temp = temp >>1; end
               else bit_count = count + temp[0];
            end
    end // machine
endmodule
```


Will not synthesise in Quartus: Multiple event control statements are not supported for synthesis

#### Nonstatic Loops without Embedded Timing Controls

endmodule

```
module count_ones_c (bit_count, data, clk, reset);
                                        data_width = 4;
   parameter
                                        count width = 3;
  parameter
                [count_width -1:0]
                                        bit_count;
  output
                [data_width - 1 : 0] data;
  input
                Assignment Project Erean Help
  input
                [count_width -1:0] count, bit_count, index;
  reg
                [data_https://typtorcs.comp
  reg
  always @ (posedge clk)
        if (reset) begin WinChabit Cottlet Q10 Send
        else begin
          count = 0; temp = data;
                                                        This loop's length is
          for (index = 0; | temp; index = index +1) begin
                                                        data dependent but it
                if (temp[0]) count = count + 1;
                                                        was synthesised by
                                                        Quartus II
                temp = temp >> 1;
                                        end
          bit_count = count;
        end
```


# Nonstatic Loops without Embedded Timing Controls Simulation and RTL View



# Nonstatic Loops with Embedded Timing Controls


```
module count_ones_d (bit_count, data, clk, reset);
  parameter Assignment Project Exam Help 4:
                 https://tutorcs.com_count_width = 3;
  parameter
  output
               [countew]oth: csplitorcbit_count;
               [data_width - 1 : 0]
  input
                                      data;
  input
                                      clk, reset;
               [count_width -1:0]
                                              bit_count;
                                      count,
  reg
               [data_width - 1 : 0]
                                      temp;
  reg
```

```
always begin: wrapper_for_synthesis
   @ (posedge clk)
       if (reset) begin count = 0; bit_count = 0; end
               begin: bit_counter
       else
               count = 0;
               temp = data;
               while (temp) // nonstatic loop with embedded timing control
                @ Assignment Project Exam Help
                    if (reset)
    Multiple event
                       https://tutorcs.com
begin count = 0; disable bit_counter; end
 control statements
  are not supported
                    elseWeChat: cstutorcs
     by Quartus
                       begin count = count + temp [0]; temp = temp >>1; end
               @ (posedge clk)
               if (reset) begin count = 0; disable bit_counter; end
                       else
                              bit_count = count;
                       // bit_counter
               end
               // wrapper_for_synthesis
   end
endmodule
```



# Block Diagram of the Loop

#### Assignment Project Exam Help




# Verilog code

endmodule

```
module count_ones_SM (bit_count, busy, done, data, start, clk, reset);
                         word size = 4;
   parameter
                         counter size = 3;
   parameter
                 Assignment Project Exam Help
                                                  bit_count;
                         [counter_size-1:0]
   output
                       https://drutorcs.com
   output
                         [word_size-1: 0]
   input
                                                  data;
                       Wachatiesetutores
   input
   wire
                         load_temp, shift_add, clear;
                         temp_0, temp_gt_1;
   wire
                  (load_temp, shift_add, clear, done, start, temp_gt-1, clk, reset);
   controller
                  (temp_gt_1, temp_0, data, load_temp, shift_add, clk, reset);
   datapath
   bit_counter M2 (bit_count, temp_0, clear, clk, reset);
```

#### Controller Module



#### module controlle Assignment Project Exam Help

(load\_temp, shift\_add, clear, done, start, temp\_gt\_1, clk, reset);

parameter httpate/sizeorcs.com

**parameter**  $S_idle = 0$ ;

parameter We Charting Stutores

**parameter** S\_waiting = 2;

output load\_temp, shift\_add, clear, done;

input start, temp\_gt\_1, clk, reset;

reg [state\_size-1:0] state, next\_state;

reg load\_temp, shift\_add, done, clear;


```
always @ (posedge clk) // state transitions
        if (reset) state= S_idle; else
                                            state <= next_state;
   // next state cyclic behaviour
   always @ (state or start or temp_gt_1) begin
        load_temp = 0; shift_add = 0; done = 0;
        clear =0; next_state = S_idle;
        case (state)
                          if ( start) begin    next_state = S_counting;
            S idle:
                   Assignment Project Exam Helpond
            S counting:
                          begin
                         if (temp_gt_1) next_state = S_counting;
                          WeChat. cstutorcs = S_waiting;
                                                                      end
            S waiting:
                          done = 1;
                          if (start) begin next_state = S_counting;
                                            load_temp=1; clear =1; end
                                   else next_state = S_waiting;
                          end
            default:
                                   clear =1; next state = S idle; end
                          begin
        endcase
   end
endmodule
```

# Datapath Module

```
module datapath (temp_gt_1, temp_0, data, load_temp, shift_add, clk, reset);
   parameter
                             word_size = 4;
                   temp_gt_1, temp_0;
Assignment_projectdexxxxx
   output
   input
                             [word_size-1:0] data;
   input
   reg
                             temp_gt_1 = (temp >1);
temp_gt_1 = (temp >1);
temp_gt_1 = (temp >1);
                                                                           data
   wire
   wire
                                                    load_temp
                                                                                   Temp_0
                                                    shift_add
   always @ (posedge clk)
                                                      clk
                                                                   datapath
         if (reset)
                             temp <= 0;
                                                                                   Temp_gt_1
                                                       reset
         else begin
              if (load_temp) temp <= data;</pre>
              if (shift_add ) temp <= (temp >>1);
         end
endmodule
```

```
module bit_counter (bit_count, temp_0, clear, clk, reset);
                                         counter_size = 3;
   parameter
                [ counter_size - 1 : 0]
   output
                                         bit_count;
                       Assignment Project Lyam, Help
   input
                [counter_sizehttps://tutoresuctom
   reg
                             WeChat: cstutorcs
   always @ (posedge clk)
        if (reset || clear)
                        bit_count <= 0;
                        bit_count <= bit_count + temp_0;
        else
endmodule
                                           temp_0
                                            clear
                                                                    bit_count
                                            clk
                                                      bit_counter
                                            reset
```

#### **Annotated Simulation**



# Synthesising Loops

```
module Register File (Data out, Read Addr in, Shift Enable, clk, reset n);
2
                    WIDTH = 8;
                    DEPTH = 10:
        output
                    [WIDTH-1:0] Data out;
                    [($clog2(DEPTH))-1:0]
                                           Read Addr in;
        input
                    Shift_Enable, clk, reset n;
         input
8
                    [WIDTH-1:0] Reg File [DEPTH-1:0];
                                                          // 8bit X 10 word memory
9
                                             Assignment Project Exam Help
10
         integer
11
12
        // Read operation is independent of the clock pulse
13
                 Data out = Reg File [ Read Addr in ];
14
                                                      https://tutorcs.com
15
16
            if (reset n == 0)
17
              begin
18
                 for (i = 0; i \le DEPTH-1; i = i + 1)
19
                    Reg File [i] <= i+1;
                                                       WeChat: cstutorcs
20
21
22
              begin
23
                 for (i = Read Addr in; i \le (DEPTH-2); i = i + 1)
24
                    begin
25
                       if( i >= Read Addr in)
26
                          Reg File [i] <= Reg File [i+1];
27
                 Reg File[DEPTH-1] <= {WIDTH{1'b1}};</pre>
29
30
      endmodule
31
   11104 Parallel Compilation has detected 24 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation
  12021 Found 1 design units, including 1 entities, in source file register file.v
  12127 Elaborating entity "Register File" for the top level hierarchy
   10230 Verilog HDL assignment warning at Register File.v(19): truncated value with size 32 to match size of target (8)
  10119 Verilog HDL Loop Statement error at Register File.v(23): loop with non-constant loop condition must terminate within 250 iterations
        Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 1 warning
  293001 Quartus II Full Compilation was unsuccessful. 4 errors, 1 warning
```

#### The error

- The Error
  - Loop with none constant loop condition must terminate within 250 iteration ssignment Project Exam Help
- The solution https://tutorcs.com
  - Change from

WeChat: cstutorcs
 For (i=variable; i<= variable; i = i+1)</li>

- - Do something
- To
  - For (i=fixed; i<= fixed; i = i+1)</p>
    - If (i > variable) Do something

# Revised Verilog code

```
module Register File (Data out, Read Addr in, Shift Enable, clk, reset n);
         parameter
                      WIDTH = 8;
 3
                      DEPTH = 10:
         parameter
                      [WIDTH-1:0] Data out;
         output
                     [($clog2(DEPTH))-1:0]
                                              Read Addr in;
         input
                      Shift Enable, clk, reset n;
         input
         req
                      i;
10
         integer
11
12
         // Read operation is independent of the clock pulse
13
                  Data out = Reg File [ Read Addr in ];
         assign
14
         always @ (posedge clk, negewee Gehat: cstutorcs
15
16
            if(reset n == 0)
17
                begin
18
                   for (i = 0; i \le DEPTH-1; i = i + 1)
19
                      Reg File [i] <= i+1;
20
                end
21
            else if (reset n == 1'bl & Shift Enable == 1'bl)
22
               begin
23
                  for (i = 0; i \le (DEPTH-2); i = i + 1)
24
                      begin
                         if( i >= Read Addr in)
                            Reg File [i] <= Reg File [i+1];</pre>
26
27
28
                  Reg File[DEPTH-1] = {WIDTH{1'b1}};
29
30
      endmodule
31
```

#### Simulation

