Digital System Design ELEC373/473 ELIVERPOOL

https://tutorcs.com

WeChat: cstutorcs
Dataflow or RTL Modelling

Prof J.S. Smith Room A515;

E-mail: j.s.smith@liv.ac.uk

Module Styles

- Modules can be specified in different ways

 - Structural: connect primitives and modules Assignment Project Exam Help RTL (Register Fransfer Level):
 - use continuous tapsightments.com
 - Behavioral: use initial and always blocks Wechat: cstutores
 - Note that "initial" is primarily for simulation rather than for synthesis.
- A single module can use more than one method.

Learning Objectives

- Describe the continuous assignment (assign) statement.
- Define expressionis operatoris and soperators.
- List operators for anithmeticological relational, equality, bitwise, reduction, shift, concatenation and conditional operations.
- Use dataflow constructs to model practical combinational and sequential digital circuits in Verilog.
- Timing constraints in edge triggered FFs.

Nets and Variables

- The net data types represent physical connections between structural entities, such as gates.
- Nets get the output value of their of their Help
- Nets are declared primarily with the keyword wire.
- Net is not a keyword but represents a class of data types such as wire, wor, wand, thor and triand.
- A variable is an abstraction of a data storage element. A variable shall store a value from one assignment to the next.

Nets and Variables

- A variable can have reg, time and integer data types.
- Do not confuse the term *register* in Verilog with hardware registers built from edge at tigge feet the sale p
- In Verilog, the term register merely means a variable that can hold a value until another value is placed onto it.
- Registers can also be declared as signed variables.
 - reg signed [63:0] m; // 64-bit signed valueinteger i; // 32-bit signed value as default

Arrays and Memories

An array declaration for a **net** or a **variable** declares an element type which is either scalar or vector.

```
    reg z[11:0]; Assighandat Regiect Exam Help
    wire [0:7] y[5:0]; //8-bit-wide vector wire of 6 elements
    reg [31:0] x [127:0]; //32-bit-wide 128 element vector register
    It is important not toxyonfuse array(swith vectors.
    x[3] = 32'h4532; // set 4th element of the x array
    y[6] = 25; // Illegal syntax. The index is out of range
```

Memories are modelled as a one-dimensional array of registers.

```
reg [7:0] membyte [0:1023]; // 8-bit memory reg mem1bit [0:1023]; // 1-bit memory
```

Operators in the Verilog HDL(1)

The symbols for the Verilog HDL operators are similar to those in the C programming language.

Assignmen	nt Project Exam Help
+ - * https:/	//tutores.com
%	Modulus
> >= WeCl	lat estutores Relational
!	Logical negation
&&	Logical and
	Logical or
==	Logical equality
!=	Logical inequality

Operators in the Verilog HDL (2)

		1
===	Case equality	-
!=	Case inequality	-
~	Bit-wise segignme	nt F
&	Bit-wise and https:	//tu
	Bit-wise inclusive or	-
^	Bit-wise exclusive of	nat:
^~ or ~^	Bit-wise equivalence	-
&	Reduction and	-
~&	Reduction nand	
	Reduction or	
		<u>L</u>

	<u> </u>
~	Reduction nor
roject Exan	Reduction xor
~^ or ^~	Reduction xnor
torcs.com	Logical left shift
estutores	Logical right shift
<<<	Arithmetic left shift
>>>	Arithmetic right shift
?:	Conditional
or	Event or

Reduction Operators

- Reduction operators perform a bitwise operation on a vector operand and yield a 1-bit result.
- Reduction operators take only proje operand. Help
- Reduction operators are and (&), nand (~&), or (|), nor (~|), xor (^), and ttps:(_tutorgs.com

```
WeChat: cstutorcs
```

```
// X= 4'b1010;

&X // Equivalent to Results in 1'b

|X // Equivalent to Results in 1'b

^X // Equivalent to Results in 1'b
```

Reduction Operators

- Reduction operators perform a bitwise operation on a vector operand and yield a 1-bit result.
- Reduction operators in a Reduction operator operators in a Reduction operator operator
- Reduction operators are and (&), nand (~&), or (|), nor (~|), xor (^), and the reduction operators are and (&), nand (~&), or (|),

```
WeChat: cstutorcs

// X= 4'b1010;

&X  // Equivalent to 1 & 0 & 1 & 0. Results in 1'b0.

|X  // Equivalent to 1 | 0 | 1 | 0. Results in 1'b1.

^X  // Equivalent to 1 ^ 0 ^ 1 ^ 0. Results in 1'b0.
```

Shift Operators

- Logical shift operators shift a vector operand to the right or to the left by a specified number of bits.
- In logical shifts the wacant hit pare filled with Help
- Arithmetic shift operators use the context of the expression to determine the value with white of the expression to

Shift Operators

- Logical shift operators shift a vector operand to the right or to the left by a specified number of bits.
- In logical shifts the yacant hit pare filled with Help
- Arithmetic shift operators use the context of the expression to determine the value with white of the expression to

Concatenation Operator

- Concatenation operator ({ }) provides a mechanism to append multiple operands.
- The operands must be project Exam Help

Concatenation Operator

- Concatenation operator ({ }) provides a mechanism to append multiple operands.
- The operands must be roject Exam Help

Replication Operator

Repetitive concatenation of the same operand can be expressed by using a replication constant.

Assignment Project Exam Help

Replication Operator

Repetitive concatenation of the same operand can be expressed by using a replication constant.

Assignment Project Exam Help

```
reg A;

reg [1:0] B, C;

reg [2:0] D; WeChat: cstutorcs

A = 1'b1; B = 2'b00; C = 2'b10; D = 3'b110;

Y = { 4{A} }; // Results in Y = 4'b1111

Y = { 4{A} , 2{B} }; // Results in Y = 8'b11110000

Y = { 4{A}, 2{B}, C }; // Results in Y = 10'b1111000010
```


Conditional Operator

- Usage: condition expr? true_expr: false_expr;
- The conditional expression is first evaluated.
 - If the result is taug the then expression is exalupted.
 - If the result is false the false expression is evaluated.

```
https://tutorcs.com
// model functionality of a 2-to-1 mux
assign out = Y ? b : a; WeChat: cstutorcs
```

// model functionality of a tri state buffer assign out = enable ? in : 16'bz;

// nested conditional operators. 4-to-1 mux assign out = Y ? (X ? d : c) : (X ? b : a);



Continuous Assignment

- The LHS of an assignment must always be a scalar or vector net or a concatenation of scalar and vector nets.
- The operands on the griff of the calls.
- Continuous assignments are always active. The assignment expression is evaluated as soon as one of the RHS operands changes.
- **assign** out = i1 & i2;
- assign addr[15:0] = addr1[15:0] ^ addr2[15:0];
- **assign** $\{c_out, sum[3:0]\} = a[3:0] + b[3:0] + c_in;$


Concatenation

4-to-1 Multiplexer: Method 1: Logic Equation

In this method operators have been used instead of individual gate instantiations.

```
// MassignmentProjectrExamelelplow
    module muk4 to 1/(out ri0, ci1mi2, i3, s0, s1);
output out;
          input WeChat: i2. i3. is input WeChat: cstutorcs
          // Logic equation for out
 9
          assign out = (~s1 & ~s0 & i0) |
10
                            (~s1 & s0 & i1) |
11
                            ( s1 & ~s0 & i2) |
                            ( s1 & s0 & i3) ;
12
      endmodule
13
```

Synthesised circuit




4-to-1 Multiplexer: Method 2: Conditional Operator

```
1  module Multiplexer4_to_1 (out, i0, i1, i2, i3, s0, s1);
2  output out;
3  input i0, i1, i2, i3;
4  inautsignment Project Exam Help
5  // Use nested conditional operator
7  assign https:stutomcs.com i2 ) : (s0 ? i1 : i0);
8  endmodule | WeChat: cstutorcs
```


	Malue at	0 ps	20.0 ns	40.0 ns	60.0 ns	80.0 ns	100.0 ns
Name	Value at 0 ps	0 ps	'	'	'	'	
i0	Н1						
i1	Н0						
i2	H 0						
i3	H 0						
s0	Н0						
s 1	H 0						
out	H 1						Ţ

4-bit Full Adder



Synthesised Circuit


This synthesis uses two 5-bit full adders.



Gated D-Latch

When G=1 then Q=D.

When G=0 then Q holds the last value of D (no state change).




	Value at	0 ps	20.0 ns	40.0 ns	60.0 ns	80.0 ns
Name	0 ps	0 ps				
D	BO					
G	В О					
Q	ВX	******	****** _			
Qbar	ВX		·························			
'	'					

Edge Triggered D Type Flip-Flop

When CLK=0 then the value of D is latched in Q₁ and the second latch output does not change.


When CLK=1 then the stored value of D IN Q₁ is latched in Q₂.



Verilog Code for D-Type Flip-flop


```
module edge dff (Q, Qbar, D, CLK);
            output Q, Qbar;
 3
            input D, CLK;
            wire Q1, Q1bar, G1;
 4
            \underset{\mathtt{not}}{\mathbf{Assignment}} \underset{\mathtt{n1}\,\mathtt{(G1,PCLK)}}{\mathbf{Project}} \; \mathbf{Exam} \; \mathbf{Help}
 5
 6
            // Instantiate two Gated D latches
            GDLathtpsi//tutorcsucomp, G1):
 8
            GDLatch GD2 ( Q, Qbar, Q1, CLK);
 9
       endmoduleWeChat: cstutorcs
10
11
12
     module GDLatch (Q, Qbar, D, G);
13
            output Q, Qbar;
14
            input D. G:
15
            wire Sbar, Rbar;
16
17
            assign Sbar = \sim (D \& G);
18
            assign Rbar = \sim (\sim D \& G);
19
            assign Q = \sim (Qbar \& Sbar);
20
            assign Qbar = ~(Q & Rbar);
21
       endmodule
```

Efficient Negative Edge-Triggered D-type Flip-flop with Asynchronous Clear




Verilog code and Functional Simulation

```
module edge dff(q, qbar, d, clk, clear);
         output q,qbar;
         input d, clk, clear;
         wire s, sbar, r, rbar, cbar; // Internal connections
 4
         assign cbar = ~clear; //Create a complement of signal clear
         assigAssignment Project Examt Helps
                     = ~(rbar & ~clk & s),
                                     // Output latch
                     = ~ (s & abar),
10
         assign
11
                qbar = ~(q & r & cbar);
                   WeChat: cstutorcs
12
     endmodule
```




Setup and Hold Times for D Flip-flops

- For the proper function of the edge triggered FF
 - D input must be stable for t_{su} time (setup time) before the activesieglement Herojeck Exam Help
 - D input must be stable for t, time (hold time) after the active edge of the clock.




Example: 4_bit Ripple Counter NB: This is bad it's Asynchronous



Verilog Code NB: This is bad it's Asynchronous

```
// Ripple counter
    module counter(Q , clock, clear);
          output [3:0] Q;
          input clock, clear;
          // Assignment Project-Exam Help
          T ff tff0(Q[0], clock, clear);
          T_ff tff1 (Q[2], Q[1], clear);
      T_ff tff3(Q[3], Q[2], clear);
endmodule WeChat: cstutorcs
10
11
12
      // Edge triggered T-flipflop. Toggles every clock cycle.
13
    module T ff(q, clk, clear);
14
          output q:
15
          input clk, clear;
16
          // Instantiate the edge triggered DFF
17
          // Complement of output q is fed back.
          // Notice qbar not needed. Empty port.
18
19
          edge dff ff1(q, ,~q, clk, clear);
20
      endmodule
21
```


Timing Simulation




Exercise: Synchronous Counter using Master-Slave J-K Flip-flops

- Write a Verilog data flow description of the following synchronous counter and simulate it using Quartus II.
- The J-K flip-flops are resetted to proper cleans persones low.
- The flip-flops change state on the falling edge of the clock.

 https://tutorcs.com
 Counting is disabled when count_enable signal is low.



Master-Slave J-K Flip-flop




You may encounter a timing issue in the timing simulation. In this case use the JKFF flip-flop from the library. From the Edit menu select Insert Template then expand the Verilog HDL \ Altera Primitives\Registers and Latches and select the JKFF


JK Flip-flop

```
module J KFF ( q, qbar, j, k, clear n, clock);
         output q, qbar;
         input j, k, clear n, clock;
        Assignment Project Exam Help
        assighttps://tutoros.com
                 a = ~(j & clock & clear n & qbar);
        assigWeChat:(kstuflocks ag);
10
         assion'
11
        assign d = ~(b & c & clear n);
12
        assign e = ~(c & cbar);
13
        assign f = ~(d & cbar);
14
        assign q = ~(e & qbar);
15
         assign qbar = ~(q & clear n & f);
16
      endmodule
```


Functional and Timing Simulation



RTL Viewer



Cyclone II LE in Normal Mode




Using Altera JK Primitives


```
module SynchronousCounter ( q, clock, clear n, count enable);
          output
                    [3:0] q;
                     clock, clear_n, count_enable;
          input
                    j1, j2, j3Assignment Project Exam Help
          wire
                   j1 = (count_enable & q[0]);
          assign
          assign j^2 = (j^1 & q[1]); https://tutorcs.com
assign j^3 = (j^2 & q[2]); https://tutorcs.com
10
          JKFF jkff0(.j(count_enable), .k(count_enable), .clk(clock), .clrn(clear_n), .prn(1), .q(q[0]));
JKFF jkff1(.j(j1), .k(j1), .k(j1), .clk(clock), .clk(clock), .clrn(clear_n), .prn(1), .q(q[0]));
12
13
          JKFF jkff2(.j(j2), .k(j2), .clk(clock), .clrn(clear n), .prn(1), .q(q[2]));
14
          JKFF jkff3(.j(j3), .k(j3), .clk(clock), . clrn(clear n), .prn(1), .q(q[3]));
15
16
       endmodule
17
```

RTL Viewer of counter

Assignment Project Exam Help



Timing Simulation



RTL Summary

- The assign statement was explained.
- Some Verilog operators were explained via example ssignment Project Exam Help
- 4-to-1 mux and full adder circuits were modeled as combinational circuit examples.
 Data flow modeling was used to model
- Data flow modeling was used to model D-type flip-flop and a ripple counter.
- Setup and hold times in FFs were explained.
- Synchronous counters was introduced and the importance of the timing simulation was explained.