



UNIVERSITY OF  
LIVERPOOL

# Digital Systems Design

## ELEC373/473

Assignment/Project Exam Help

<https://tutorcs.com>

WeChat: cstutorcs  
ASMD charts

(Algorithmic State Machine and Datapath)

Prof J.S. Smith  
Room A515;  
E-mail: [j.s.smith@liv.ac.uk](mailto:j.s.smith@liv.ac.uk)

# ASMD charts (Algorithmic State Machine and Datapath)

- ASM charts can be used to control register operations on a datapath in a sequential machine that has been partitioned into a **controller** and a **datapath**.
- A modified ASM chart is linked to the datapath by annotating each of its paths to indicate the concurrent register operations that occur in the associated datapath unit.
- ASM charts that have been linked to the datapath in this manner are called **Algorithmic State Machine and Datapath (ASMD)** charts.
- ASMD charts separates the design of a datapath from the design of its controller.
- An ASMD is different from an ASM in that each of the transition paths of an ASM is annotated with the associated concurrent **register** operations of the datapath.

# ASMD Chart


- Differences between Algorithmic State Machine and Datapath (ASMD) charts & ASM charts.
  - An ASMD chart does not list register operations within a state box.
  - The edges of an ASMD chart are annotated with register operations that are concurrent with the state transition indicated by the edge.
  - An ASMD chart includes conditional boxes identifying the signals which control the register operations that annotate the edges of the chart.
  - An ASMD chart associates register operations with state transitions rather than with the state.

# Designing ASMD Charts


- Designing an ASMD chart has three steps:
  - Form an ASM chart displaying only how the inputs to the controller determine its state transitions.
  - Convert the ASM chart to an ASMD chart by annotating the edges of ASM chart to indicate the concurrent register operations of the datapath unit.
  - Modify the ASMD chart to identify the control signals that are generated by the controller and cause the indicated register operations in the datapath unit.

# ASM vs. ASMD charts for a counter with enable

ASM chart  
representation



ASMD chart  
representation



Assignment Project Exam Help


<https://tutorcs.com>

WeChat: cstutorcs


Count <= Count + 1

# An ASMD chart for an up-down counter

Up-down counter  
with asynchronous reset



Up-down counter  
with synchronous reset




Assignment Project Exam Help

<https://tutorcs.com>

WeChat: cstutorcs


# ASMD Example Two-stage Pipeline Register



- The above architecture shows a two-stage pipeline that acts as a 2:1 **decimator** with parallel input and output.
- **Decimators** are used in digital signal processors to move data from a high-clock-rate datapath to a lower-clock-rate datapath.

- The machine has a synchronous reset to **S\_idle**. Reset is checked in all the states but it is only shown for the **S\_idle** state.


- With **En** asserted the machine transits from state **S\_idle** to state **S\_1** and concurrently Data is loaded to P1 and the content of P1 is moved to P0.
- At the next clock cycle the state goes to **S\_full** and concurrently Data is loaded to P1 and the content of P1 is moved to P0. Now the pipe is full.
- If **Ld** is asserted at the next clock cycle the machine moves to **S\_1** while dumping the pipe into a holding register R0.
- If **Ld** is not asserted the machine enters **S\_wait**.



- The conditional and unconditional output signals that interface the controller with the datapath and cause the indicated operations must be added to complete the chart.



# Complete ASMD Chart




# Datapath Controller Design Steps

- 1) Understanding of the sequential register operations that must execute on a given datapath architecture.
- 2) Designing an ASM chart that is controlled by the primary input signals and/or status signals from the datapath. <https://tutorcs.com>
- 3) Form an ASMD chart by annotating the arcs of the ASM chart with the datapath operations associated with the state transitions of the controller. WeChat: cstutorcs
- 4) Generate unconditional and conditional outputs to control the datapath.


from: "Advanced Digital Design with Verilog HDL" by M. D. Ciletti

# Design Example: Specifications

- The datapath unit is to consist of two JK flip-flops 'E' and 'F', and one 4-bit binary counter A[3:0]. A[3] holds the most significant bit.
- A signal, *Start*, initiates the system's operation by clearing the counter 'A' and flip-flop 'F'.
- At each subsequent clock pulse, the counter is incremented by 1 until the operations stop.
- Counter bits A2 and A3 determine the sequence of operations:
  - If  $A2 = 0$ , 'E' is cleared to 0 and the count continues.
  - If  $A2 = 1$ , 'E' is set to 1; then if  $A3 = 0$ , the count continues, but if  $A3 = 1$ , F is set to 1 on the next clock pulse and the system stops counting.
  - Then, if *Start* = 0, the system remains in the initial state, but if *Start* = 1, the operation cycle repeats.




# Block Diagram of the System's Architecture




Notes: A3 denotes A[3] and A2 denotes A[2]  
reset\_b denotes active-low reset condition

# Datapath - Controller




# ASMD chart for controller state transition



Asynchronous reset

Note: Reset just shown in first state but is actually checked in all states. It's not shown in all states of the ASM to keep the ASM simple.



Synchronous reset


# ASMD chart for a completely specified controller

- In practise, designers use the ASMD chart to write Verilog models of the controller and the datapath and then synthesise a circuit directly from the Verilog description.

Assignment Project Exam Help

<https://tutorcs.com>

WeChat: cstutorcs







# Simulation

