Digital System Design ELEC373/473

Assignment Project Exam

https://tutorcs.com

WeChat: cstutorcs

Structural Verilog

Module Styles

- Modules can be specified in different ways
 - Structural: connect primitives and modules Assignment Project Exam Help RTL (Register Fransfer Level):
 - - use continuous tapsightments.com
 - Behavioral: use initial and always blocks Wechat: cstutores
 - Note that "initial" is primarily for simulation rather than for synthesis.
- A single module can use more than one method.

Verilog Structural Model

- A schematic in text form
- Build up a circuit from gates/flip-flops

 Gates are primitives (part of the language)

 Build up a circuit from gates/flip-flops

 Gates are primitives (part of the language)

 - Flip-flops are User Prince (Prince (UDP)
- Structural design Uctural design WeChat: cstutorcs
 Create module interface (inputs and outputs)

 - Instantiate the gates in the circuit
 - Declare the internal wires needed to connect the gates
 - Put the names of the wires in the correct port locations of the gates (For primitives, outputs always come first)

Structural Example (Majority Circuit)

```
module Majority (major, V1, V2, V3);
/* start your comments with a forward slash and star and finish it with
                                                                       N1
   a star and forward slash. */
                                                                  A0
             major; Assignment Project Exam Help
   output
              V1, V2, V3;
   input
                                                                                    major
                                                                  A1
              N1, N2, N3; https://tutorcs.com
A0 (N1, V1, V2);
   wire
   and
              A1 (N2, V2, V3);
A2 (N3, V3, W), Chat: cstutorcs
   and
   and
                                                                  A2
              Or0(major, N1, N2, N3);
   or
 // Use two forward slashes for one line comments
                   /* Each statement in Verilog must terminate with a semicolon except endmodule.*/
endmodule
```

All identifiers (names) in Verilog have a scope (i.e., domain of definition) that is local to the module, function, task or named block in which they are declared.

Identifiers

- Identifiers (names) are composed of a sequence of
 - case sensitive alphabetic characters
 - digits (0 to 9) Assignment Project Exam Help
 underscore (_) and (\$) symbol
- Identifiers cannot stahttwith/digits cor.them(\$) symbol
- Spaces are not allowed in an identifier WeChat: cstutorcs
 An identifier can be up to 1024 characters long.

Legal Identifier	Illegal Identifier	
Full_Adder	Full-Adder	
Decoder2	2Decoder	
_\$Multiplier1	\$Multiplier1	
Half Adder	Half Adder	

Use the same rules for module names in Quartus II or you may get errors during the simulation

Representing Numbers

- Representation: <size>' <base> <number>
 - size => number of BITS (regardless of base used)

 - base => base the given number is specified in number => the actual value in the given base


 Help
- Can use different bases://tutorcs.com
 - Decimal (d or D) default if no base specified!
 - Hex (h or H) WeChat: cstutorcs
 - Octal (o or O)
 - Binary (b or B)
- Size defaults to at least 32...
 - You should specify the size explicitly!
 - Why create 32-bit register if you only need 5 bits?
 - May cause compilation errors on some compilers

Number Examples

Number	Decimal Equivalent	Actual Binary
4'd3	Assignment Project Example 1	m Help 0011
8'ha	10 https://tutorcs.com	00001010
8'026	nttps://tutores.com	00010110
5'b111	WeChat: cstutorcs	00111
8'b0101_1101	93	01011101
8'bx1101	-	xxxx1101
-8'd6	-6	11111010

Numbers with MSB of **x** or **z** are extended with that value


Full Adder Example




```
module Add_full (sum, c_W_G,G,h,s,t__m,tutorcs
                                                Module instance name
   input
                a, b, c_in;
   output
                 sum, c_out;
                                            module Add_half ( sum, c_out, a ,b);
   wire
                 w1, w2, w3,
                                                input
                                                             a, b;
   Add_half
                 M1 (w1, w2, a ,b);
                                                output
                                                             c_out, sum;
                 M2 (sum, w3, c_in, w1);
   Add_half
                                                             (sum, a, b);
                                                xor
                 (c_out, w2, w3);
                                                             (c_out, a, b);
   or
                                                and
                                            endmodule
endmodule
```

Functional and Timing Simulations with Quartus II

Functional Simulation





TiminWeChatincstutorcs




Design Hierarchy Example: Ripple Carry Adder

A 16-bit ripple-carry adder can be formed by cascading four 4-bit ripple-carry adders.





Design Hierarchy



Structural Verilog Code (1)

```
module Add rca 16 (sum, c out, a, b, c in);
          output[15:0]
                           sum;
          output
                           c out;
          input[15:0]
                           a, b;
          input
 6
                            in4, c in8, c in12;
          wire
 8
          Add rca
                                                                      c in);
                                                a[7:4],
          Add rca 4
                           (sum[7:4],
                                        c in8,
                                                           b[7:4],
                                                                      c in4);
 9
10
          Add rca 4
                                        c in12, a[11:8],
                                                          b[11:8],
                                                                     c in8);
                           (sum[1/1/;8],
                      mattps://stuttofcs.com5:12], b[15:12], c in12);
11
          Add rca 4
12
      endmodule
13
14
    module Add rca 4
15
          output[3:0]
16
          output
                           c out;
17
          input[3:0]
                           a, b;
18
                           c in;
          input
19
                           ac in1, c in2, c in3;
          wire
20
21
          Add full
                           (sum[O],
                                     c in1,
                                             a[0],
                                                    b[0],
                                                            c in);
22
          Add full
                           (sum[1],
                                     c in2,
                                             a[1],
                                                    b[1],
                                                            c in1);
                                     c in3,
23
          Add full
                           (sum[2],
                                             a[2], b[2],
                                                            c in2);
                           (sum[3], c out, a[3], b[3],
          Add full
                                                            c in3);
24
25
      endmodule
```


Any identifier that is referenced without having a type declaration is by default of type wire (The pointed declarations can be removed).

Structural Verilog Code (2)


```
26
27
    \blacksquare module Add full (sum, c out, a, b, c in);
28
           output
                        sum, c out;
29
                        a, b, c in;
           input
30
           wire
           Add_ha Assignment Project Exam Help
31
                          (sum, w3, c in , w1);
           Add half
32
33
           or
                        (c out,, w2, w3);
34
      endmodule
35
36
    lacksquare module Add half ( sum, c out, a ,b);
                   c_oWe€hat: cstutorcs
37
           output
38
           input
                   a, b;
39
                    (sum, a, b);
           XOE.
40
                    (c out, a, b);
           and
41
      endmodule
42
```

- A vector in Verilog is denoted by square brackets, e.g. Sum[7:0]
- The leftmost index in the bit range is the most significant bit, and the rightmost is the least significant bit.
- If Sum has a value of 4 then: Sum[3:0]=4, Sum[2]=1, and Sum[5:1]=2
- Wires in Verilog establish connectivity between design objects.

Synthesised Design (RTL Viewer)



Simulation



Associating Ports of Instantiated Modules

By Position


- The names of the connecting signals can be different but they must be consistent with the module declaration.

 https://tutorcs.com
- module Add_half (sum, c_out, a , b);
- Add_half
 MW(eChat; estutares);
- By Name

Module instantiation

- This method is useful for modules with many ports.
- Syntax: .formal_name (actual_name)
- Add_half M1 (.c_out (w2), .b(b), .a(a), .sum(w1));


Example: 2-bit Comparator




Structural Verilog Code

```
module Compare_2_str(A_gt_B, A_lt_B, A eq B, AO, A1,BO, B1);
         output A gt B, A lt B, A eq B;
         Assignment Project Exam Help
 3
                  (A gt B, A lt B, A eq B);
         nor
                 Ahttps://tutoros.com
 6
         or
                  (w1, w6, B1);
         and
                 (w2We@hat: cstutorcs
8
         and
 9
                  (w3, w7, B1, B0);
         and
                 (A eq B, w4, w5);
10
         and
11
         not
                  (w6, A1);
12
                  (w7, A0);
         not
13
                  (w4, A1, B1);
         xnor
14
                  (w5, A0, B0);
         xnor
15
     endmodule
```

Timing Simulation




4-bit Comparator



Verilog Code

```
module Compare_4_str(A_gt_B, A_lt_B, A_eq_B, A, B);
           output A_gt_B, A_lt_B, A_eq_B;
                     [3:0] Assignment Project Exam Help
           Compare_2_str M1 (A_gt B M1, A_lt B_M1, A_eq_B_M1, A[2], A[3], B[2], B[3]);
Compare_2_str M0 (A_gthethp,Si/rthetho,resqcont) A[0], A[1], B[0], B[1]);
 5
 6
 8
                     (A_gt_B, A_gt_B, Me Chat: cstutorcs (A_1t_B, A_1t_B, M1, W2);
 9
                     (A_eq_B, A_eq_B_M1, A_eq_B_M0);
10
           and
                     (w1, A_eq_B_M1, A_gt_B_M0);
11
            and
                     (w2, A eq B M1, A 1t B M0);
12
            and
13
14
       endmodule
15
```

Synthesised design



Functional Simulation

