

Digital Systems Design

EAssignment/P3/e4 Ex3m Help


https://tutorcs.com

WeChat: cstutorcs Counters Again

Prof J.S. Smith Room A515;


E-mail: j.s.smith@liv.ac.uk

Decade Counter



Cascade counter by connecting rco of lsb to ent of msb Use common enp to enable counters


Decade counter ASM



Decade Counter

```
module count10 (input clk, input rst, input enp, input ent, output [3:0] count, output
     reg rco);
        // standard decade counter with rco
        // and two enables ent & enp.
        // ent also enables rco
        reg [3:0] pstate, nstate; // Present state and Next State
        Assign ment Project Exam Help
        begin
                                // technically "if (clk)" not needed as only clk in list
10
            if (clk) begin
                pstate <= ntitips://tutorcs.com
11
12
            end
13
        end
14
15
        always @(pstate, rst, enp, ent) // could be "," or "or"
16
17
            rco = 1'b0;
18
            nstate = pstate;
                                      // default assignment to stop latch synthesis
                                      // synchronous active high reset
19
            if (rst) begin
20
                nstate = 4'b0;
21
            end
            else
23
                begin
24
                  if (ent)
                                      // enable rco if count = 9 and ent valid
25
                     begin
                        if (pstate == 4'b1001)
27
                           rco = 1'b1;
28
                        if (enp)
                                      // count if ent and enp valid
29
                           if (pstate == 4'b1001) // if 9 go to 0
30
                              nstate = 4'b00000;
31
32
                              nstate = pstate + 4'b0001; // otherwise add 1.
33
                      end
34
                end
35
        end
36
     endmodule // count10
37
```

Synthesised design of decade counter




Note that rco is cleared by the reset, is that needed?

Decade Counter - 2

```
module count10 (input clk, input rst, input enp, input ent, output [3:0] count, output reg rco);
     // standard decade counter with 4 bits output
     // can be cascaded to build larger sequential counters
     // only counts if ent and enp are valid
     // produce rco output which should be connected to
     // ent of the next stage
         reg [3:0] Apstateignment Project Exam Help
10
11
         always @(posedge clk)
12
         begin
13
                pstate <= https://tutorcs.com
14
15
16
         end
17
18
19
         begin
20
21
             nstate = pstate; //default to prevent latch assignent
22
             if (rst)
23
                 begin
24
                    nstate = 4'b0:
25
                    rco = 1'bx;
26
                 end
27
             else
28
                 begin
29
                    if (ent)
30
                      begin
31
                         if (pstate == 4'b1001)
32
                            rco = 1'b1;
33
                         if (enp)
34
                            if (pstate == 4'b1001)
35
                               nstate = 4'b0000;
36
37
                               nstate = pstate + 4'b0001;
38
                       end
39
                 end
40
         end
      endmodule
```


Synthesised decade counter (2)




Decade Counter - 3

```
module count10 (input clk, input rst, input enp, input ent, output [3:0] count, output rco);
     // standard decade counter with 4 bits output
     // can be cascaded to build larger sequential counters
     // only counts if ent and enp are valid
     // produce rco output which should be connected to
     // ent of the next stage
         reg [3:0] Assignment Project Exam Help
         assign count = pstate;
                                                 Use assign to generate rco
         assign rco = (pstate==4'b1001) & ent;
         always @ (posedge chttps://tutorcs.voterro now not declared as 'reg'
12
                                                  as it is always being assigned
         begin
            if (clk) begin
16
                pstate <= nstate;
                          WeChat: cstutorcs
17
18
19
20
         always @(pstate, rst, enp, ent)
         begin
22
                               //default to prevent latches
            nstate = pstate;
23
             if (rst)
24
                begin
25
                   nstate = 4'b0;
26
                end
27
             else
28
                begin
29
                   if (ent & enp)
30
                      if (pstate == 4'b1001)
31
                           nstate = 4'b00000;
32
                      else
33
                           nstate = pstate + 4'b0001;
34
                end
35
     endmodule
```


Synthesised decade counter (3)



Hundred Counter




Large Counter (bigpulse)




Verilog for bigpulse

```
module bigpulse (input clk, input reset, input inc, output reg done);
     // a counter that counts up to a big number and generates a pulse when the
     // count is reached and then resetting to 0
     // assign the variables to hold the present count
     // and the next count (8 bits for this example)
                                   nent Project Exam Help
     // the sequential code to synthesise the latches
10
         always @(posedge clk)
11
           pcount <= ncount; // load next count into present count
12
13
     // the combinational code
14
     // for simulation tests just count to 8
15
16
          always @(pcount, reset,
                                       hat: cstutorcs
17
          begin
18
               done = 1'b0:
                                  // specify the defaults
19
              ncount = pcount; // stops latch synthesis
20
              if (pcount == 8'd8) // if c = max
21
                 done = 1'b1;
                                   // check for syhncronous reset check
             if (reset)
                 begin
24
                    ncount = 8'd0; // if reset clear next count
25
                     done = 1'bx:
26
                 end
27
             else
28
                                // if enabled
                     if (pcount == 8'd8) // if enabled and c = 8
29
30
                       ncount = 8'd0; // set count to 0
31
                     else
32
                       ncount = pcount + 8'dl; // else add 1
33
          end
34
      endmodule // bigcount
```

RTL View for bigpulse




WeChat: cstutorcs



Alternate reset implementation

```
module bigpulse (input clk, input reset, input inc, output reg done);
     // a counter that counts up to a big number and generates a pulse when the
     // count is reached and then resetting to 0
     // assign the variables to hold the present count
     // and the next count (8 bits for this example)
         Assignment Project Exam Help
     // the seguential code to synthesise the latches
        always @(posedge clk)
10
11
           if (reset)
              pcount <= 8'd0; https://tutorcs.com
13
           else
              pcount <= ncount; // load next count into present count
14
15
     // the combinational codeWeChattheStutores red
17
     // for simulation tests just count to 8
18
19
         always @(pcount, reset, inc)
20
         begin
              done = 1'b0:
                              // specify the defaults
              ncount = pcount; // stops latch synthesis
              if (pcount == 8'd8) // if c = max
24
                 done = 1'bl;
              if (inc)
                            // if enabled
26
                 if (pcount == 8'd8) // if enabled and c = 8
                    ncount = 8'd0; // set count to 0
                 else
29
                    ncount = pcount + 8'dl; // else add 1
30
         end
31
      endmodule // bigcount
```

New RTL View for bigpulse



WeChat: cstutorcs

