Digital Systems Design ELEC373/473 Assignment Project Exam Project Exam

https://tutorcs.com

WeChat: cstutorcs

Behavioural Modelling

Prof J.S. Smith Room A515;

E-mail: j.s.smith@liv.ac.uk

Overview of HDLs

- Provides many descriptive styles
 - Structural
 - Register Transfersieven Ent Project Exam Help
 - Behavioral
- HDL based designs are nighty portable and independent of technology.
 WeChat: cstutorcs
- HDLs are not like procedural software and cannot run on processors.
- HDLs are a convenient medium for integrating intellectual property (IP) from a variety of sources with a proprietary design.

Learning Objectives

- Explain the "always" and "initial" procedures in behavioural modelling.
- behavioural modelling.

 Assignment Project Exam Help
 Define blocking and nonblocking procedural assignments.
- Explain conditional state ments using "if" and "else".
- Describe multiway wandatngstusing "case", "casex", and "casez" statements.
- Understand the usage of the blocking and nonblocking assignments via examples.

Why Behavioural Modelling

- Behavioural modelling describes the functionality of a design. It describes
 - what the circuit will do
 - not how to build it in hardware.
- Designers need to evaluate the tradeoffs of various architectures and algorithms before they implement the optimum one in hardware.
- Behavioural modelling represent the circuit at a very high level of abstraction.
- Behavioural modelling provides the sibility by allowing part of the design to be modelled at different levels of abstraction.
- Modern synthesis tools are now able to generate RTL circuits from behavioural models:
 - Its "like" using a C compiler rather than working with assemble language (RTL) But remember its hardware.

Structured Procedures

- always and initial are the two most basic statements in behavioural modelling.
- All other behadissing statements car Form value inside these structured procedure statements.
 https://tutorcs.com
 Verilog is a concurrent simulation language.
- - Activity flows in Verworthatingsandersather than in sequence.
- Each activity flow starts at simulation time 0.
- Each always and initial statement represent a separate activity flow.
- The always and initial statements cannot be nested.

always and initial statements

- The always statement starts at time 0 and executes the statements in a looping fashion.
- The always statement is repeated continuously in a digital circuit.
- The *initial* statement executes exactly cace during a *simulation*.
- The *initial* blocks are typicatly used: fer initialization, monitoring, waveforms and other processes that must be executed only once during the entire simulation run.
 - However the initial block in Quartus will set the output values of pins after programming
- The *initial* blocks have no meaning for synthesis all initialisation in synthesis is done via the reset signal.
- The statements inside the always block are executed sequentially and are "procedural" statements.

Procedural Assignments

- Procedural assignments update values of reg, integer, real, or time variables.
- The value placed to represent a procedural statement updates the variable.
- The left-hand side (LHS)Pof the assignment must be a variable and the RHS can be any expression that evaluates to a value.
- The (=) operator is used to specify blocking statements.
 - Blocking statements are executed sequentially.
- The (<=) operator is used for nonblocking statements.
 - The nonblocking assignments allow scheduling of assignments without blocking the execution of the statements that follow in a sequential block.

Verilog Registers

- In digital design, registers represent memory elements.
- Digital registers need a clock to operate and update their state on a certain phase or edge.
 Registers in Verilog should not be confused with hardware.
- Registers in Verilog should not be confused with hardware registers. https://tutorcs.com
- In Verilog the term register (reg) simply means a variable that can hold its value.
- Verilog registers don't need a clock and don't need to be driven by a net. Values of registers can be changed anytime in a simulation by assigning a new value to the register.

The Sequential always Block

 Edge-triggered circuits are described using a sequential always block

```
Combinational Project Exant Help
module combinational (a, b, sel,
                                     module sequential(a, b, sel,
                                                       clk, out);
  input a, b;
  input sel;
                                       input sel, clk;
                                       output out;
  output out;
                   WeChat: cstutoresout;
  reg out;
  always @ (a or b or sel)
                                       always @ (posedge clk)
 begin
                                       begin
   if (sel) out = a;
                                         if (sel) out <= a;</pre>
   else out = b;
                                         else out <= b;
  end
                                       end
endmodule
                                     endmodule
                    out
```

Event Control Statements

- **Event Control**
 - Edge Triggered Event Control

Level Triggered Event Control Project Exam Help

@ (posedge CLK) //Positive Edge to resk cor

Curr_State <= Next_state: cstutorc

	@ negedge	@ posedge
n	$1 \rightarrow x$	$0 \rightarrow x$
	$1 \rightarrow z$	$0 \rightarrow z$
٠,	$1 \rightarrow 0$	0 → 1
\ ا	$x \rightarrow 0$	$x \rightarrow 1$
	$z \rightarrow 0$	$z \rightarrow 1$

- Level Triggered Event Control
 - (A or B) //change in values of A or B Out = A & B;

Importance of the Sensitivity List

- The use of posedge and negedge makes an always block sequential (edge-triggered)
- Unlike a combinational always block, the sensitivity list does determine behavior for synthetis oject Exam Help

D Flip-flop with synchronous clear

each positive clock edge

D Flip-flop with asynchronous clear

when (active-low) clearb is asserted

```
module dff sync clear(d, clearb
                                      input d, clearb, clock;
clock, q);
input d, clearb, clock;
                                      output q;
output q;
reg q;
always @ (posedge clock
                                             @ (negedge clearb or posedge clock)
begin
                                      begin
                                        if (!clearb) q <= 1'b0;
  if (!clearb) q <= 1'b0;
                                        else q <= d;
  else q <= d;
                                      end
end
                                      endmodule
endmodule
                                             always block entered immediately
    always block entered only at
```

Note: The following is **incorrect** syntax: always @ (clear or negedge clock) If one signal in the sensitivity list uses posedge/negedge, then all signals must.

 Assign any signal or variable from <u>only one</u> always block, Be wary of race conditions: always blocks execute in parallel

Cyclic Behavioural Models of Flip-flops and Latches

- Continuous assignments cannot model an element that has edgesensitive behaviour, such as a flip-flop.
- Verilog uses a cyclic behaviour to model edge-sensitivity behaviour.

Cyclic behaviours are abstract (they do not use hardware to specify signal values).

```
module dff_behav( q, qbar, data, set, reset, clk);
input data, set, reset, clk; hat: cstutorcs
output q, q_bar;
reg
        q;
assign q_bar = \sim q;
always @ (posedge clk) // Flip-flop with synchronous set/reset
   begin
        if (reset == 0) q \le 0; else if (set == 0) q \le 1; else q \le 0
   end
endmodule
```

Conditional Statement

- The conditional statement (or if-else) statement) is used to make a decision as to whether a statement by the state of the stat
- if (expression) statementares and l [else statement or null]
 WeChat: cstutorcs
 If the expression evaluates to true the first
 - statement shall be executed.
 - If it evaluates to false (has a zero value or the value) is x or z), the first statement shall not execute.
 - If there is an else statement and the expression is false, the else statement shall be executed.

Conditional Statement (cont.)

```
if (index > 0)

if (rega > regb)

resaltsignment Project Examples to

resaltsignment Project Examples if as both ifs do not

else

https://tutorcs.com/have the optional else.

result = regb;

WeChat: cstutorcs
```


```
if (index > 0) begin
  if (rega > regb)
    result = rega;
  end
else result = regb;
```


begin-end block statement shall be used to force the proper association. Now else applies to the first if.

Shift Register Model using Blocking Assignment

```
Ε
                                                                Α
             Q
                                                     D
                       D
                                            Q
           R
                          R
                                          R
                                                         R
clk
             Assignment Project Exam Help
reset
module ShiftRegistattps://telegroup;com
       E, reset, clk; WeChat: cstutorcs
input
output A;
                                          The list of statements are
       A, B, C, D;
                                          executed in sequential order.
reg
                                          Blocking assignments.
always @ (posedge clk or posedge reset)
begin
  if (reset) begin A=0; B=0; C=0; D=0; end
       else begin A=B; B=C; C=D; D=E; end
end
endmodule
```

Simulation and Synthesis






Order of Execution in Blocking Assignments

```
module ShiftRegister( A, E, reset, clk);
input
      E, reset, clk;
      A; Assignment Project Exam Help A, B, C, D;
output A;
reg
always @ (posedge reseth)
begin
  if (reset) begin A C=Os (R+10) lend
       else begin D=E; C=D; B=C; A=B; end // Equivalent to A=E
end
endmodule
```

Only one flip-flop is synthesised.



Shift Register using Nonblocking Statements

```
module ShiftRegister( A, E, reset, clk);
                                                       All of the variables in the RHS
        E, reset, clk;
input
                                                       of the nonblocking assignments
output A;
         A, B, C, D; Assignment Project Exam He sampled and held in memory to update the RHS
reg
                                                       variables concurrently.
always @ (posedge clk or posedge reset)
                            https://tutorcs.com
begin
   if (reset) begin A=0; B=0; C=0; D=0; end


WeChat: Cstutorcs

else begin D<=E; C<=D; B<=C; A<=B; end // The order is unimportant
end
endmodule
                                                                   A~reg0
                                            CLR
                                                        CLR
                reset
```

Case Statement

- The case statement is a multiway decision statement.
- case (expression)
 expression { Assignment Project Example
 | default [:] statement or null
 https://tutorcs.com
 endcase
- The case item expression in the exact order in which they are given.
- During the linear search, if a match occurs then the statement associated with that case item shall be executed.
- The default statement executes if all comparisons fail.
- The default statement is optional.


4-channel 32-bit Multiplexer with tri-state



Behavioural Model of the 4-channel 32-bit Multiplexer

```
module Mux_4_32_case (mux_out, data_3, data_2, data_1, data_0, select,
   enable);
        [31:0] mux_out;
output
        [31:0] Assignment, Parojectate vam Helpt:
input
input
        enable;
        [31:0] mux_int: https://tutorcs.com
reg
        mux_out = enable ? mux_int : 32'bz;
assign
always @ (data_3 or data_2 or data_1 or data_0 or select)
                                                    Data_0
   case (select)
       0:
                 mux int = data 0;
                                                    Data_1
                                                                       mux out
       1:
                 mux_{int} = data_1;
                                                    Data_2
                 mux_int = data_2;
                                                    Data_3
                 mux_{int} = data_3;
                                                                     enable
       default
                 mux_int = 32'bx;
                                                             Select
   endcase
endmodule
```


Synthesised Design



Multiplexer Model using Nested Conditional Statements

```
module Mux_4_32_if (mux_out, data_3, data_2, data_1, data_0, select,
   enable);
output [31:0] mux_out;
        [31:0] Assignment, Projecta Exam Helpct:
input
input
        enable;
reg [31:0] mux_int.ps://tutorcs.com
assign mux_out = enable? mux_int: 32 bz:
always @ (data_3 or data_2 or data_1 or data_0 or select)
   if (select ==0) mux_int = data_0; else
     if (select ==1) mux_int = data_1; else
        if (select ==2) mux_int = data_2; else
           if (select ==3) mux_int = data_3; else mux_int = 32'bx;
endmodule
```

Synthesised Design




Encoder


```
Data[7:0] 8 8_to_3 3 Code Encoder
```

```
module encoder (Code, Data);
output
          [2:0] Code;
        [7:0] Data;
Input
reg Assignment Project Exam Help always @ (Data)
   begin https://tutorcs.com
if (Data == 8'b00000001) Code = 3'b000; else
     if (Data == 8'b00000010) Code = 3'b001; else
if (Data == 8'b00000100) Code = 3'b010; else
     if (Data == 8'b00001000 ) Code = 3'b011; else
     if (Data == 8'b00010000 ) Code = 3'b100; else
     if (Data == 8'b00100000 ) Code = 3'b101; else
     if (Data == 8'b01000000 ) Code = 3'b110; else
     if (Data == 8'b10000000) Code = 3'b111; else
         Code = 3'bx:
    end
endmodule
```

Synthesised design



Simulation Results




WeChat: cstutorcs

Encoder

```
Data[7:0] 8 8_to_3 3 Code Encoder
```

```
module encoder (Code, Data);
output
        [2:0] Code;
input Troject Exam Help
always @ (Data)
https://tutorcs.com
case (Data)
       8'b00000001 : Code = 3'b000;
    We Cobobo costutares 'b001;
       8'b00000100 : Code = 3'b010;
       8'b00001000 : Code = 3'b011;
       8'b00010000 : Code = 3'b100;
       8'b00100000 : Code = 3'b101;
       8'b01000000 : Code = 3'b110;
       8'b10000000 : Code = 3'b111;
         default
                       Code = 3'bx;
   endcase
endmodule
```

Synthesised design



Simulation Results



Case Statement with don't-cares

- casez treats high-impedance values (z) as don't-cares.
- casex treats both high-impedance (z) and unknown (x) values as doighnates. Project Exam Help
- The use of **casex** and **casez** allows comparison of only non-x and the case expression.

```
reg [7:0] ir; WeChat: cstutorcs
casez (ir)

8'b1?????? : instruction1(ir); // ? represents the possibility of z

// The instruction1 task is called if the MSB of ir is 1.

8'b01?????? : instruction2(ir);

8'b00010??? : instruction3(ir);


8'b000001?? : instruction4(ir);
```

Priority Encoder


```
Data[7:0] 8_to_3 Priority 8 Encoder Valid_data
```

```
encoder (Code, valid_data, Data);
module
         [2:0]
                 Code;
output
                  valid_data;
output
input
         [7:0]
                  Data;
Assignment Project Exam Help
assign valid_data = |Data;
alwayhttps: Patatores.com
   casex (Data)
      We'baxxxxxxxcsfinetcs
        8'b01xxxxxx: Code = 6;
        8'b001xxxxx : Code = 5;
        8'b0001xxxx : Code = 4;
        8'b00001xxx : Code = 3;
        8'b000001xx : Code = 2;
        8'b0000001x: Code = 1;
        8'b00000001: Code = 0;
         default
                      Code = 3'bx;
   endcase
endmodule
```

Synthesised Design



Simulation Results




WeChat: cstutorcs

Priority Encoder


```
Data[7:0] 8_to_3 Priority 8 Encoder Valid_data
```

```
module priority (Code, valid_data, Data);
                  Code;
output
         [2:0]
                  valid_data;
output
                  roject Exam Help
input
assign valid_data = |Data; // Reduction or operator
always : //tutorcs.com
   begin
    W Data 121: Costutorose
    if ( Data [6] ) Code = 6; else
    if ( Data [5] ) Code = 5; else
    if ( Data [4] ) Code = 4; else
    if (Data [3]) Code = 3; else
    if (Data [2]) Code = 2; else
    if ( Data [1] ) Code = 1; else
    if ( Data [0] ) Code = 0; else Code = 3'bx;
   end
endmodule
```

Synthesised Design



Simulation Results



WeChat: cstutorcs