Digital System Design ELEC373/473

Assignment Project Exam

PLIVERPOOL

https://tutorcs.com


WeChat: cstutorcs

Verilog Four-Value Logic

(HDLs)


Four-Value Logic


- In Verilog a single bit can have one of four values
 - Numeric 0, logical FALSE
 - Numerics i ghaical TPH ject Exam Help
 - Unknown or ambiguous value
 - value (higher pertance) com
- Why x?
 - Could be multiple drivers conflicting on a wire. Strong signals cause short circuit and weak signals cause unexpected results.
 - Could be lack of initialization
 - In reality there is no 'x' value for a signal, just 0,1, and z.
- Why z?
 - Nothing driving the signal (Tri-states)



Α	В	OUT	A	В	OUT
0	0		https://tu	ıtor	cs.com
0	1		0	1	
1	1		WeChat	: CS	tutorcs
0	x		0	x	
0	Z		0	Z	
1	x		1	x	
1	Z		1	Z	

Α	T	В	OUT	
0		Z		
1		x		
x		1		
Z		0		
0		1		
0		Z		
1		Z		
x		Z		
Z		0		
	A 0 1 x z 0 0 1 x	A T 0 1 x z 0 0 1 x x x x	A T B 0 z 1 x x 1 z 0 0 1 0 z 1 z x x x z	







<u>A</u>	В	OUT
0	0	
0	1	
1	1	
0	x	
0	Z	
1	x	
1	Z	

A	В	OUT
https://t	utor	cs.com
0	1	
WeChat	t: c s	tutorcs
0	x	
0	Z	
1	x	
1	Z	


Terp				
Α	T	В	OUT	
0				
1				
x				
Z				
0				
0				
1				
x				
Z				
	A 0 1 x z 0 0 1	A T 0 1 x z 0 0 1 x x x	A T B 0 1 x z 0 0 1 x x x x x	






Α	В	OUT	A B OUT
0	0	0	https://tutorcs.com
0	1	1	0 1
1	1	1	WeChat: cstutorcs
0	x	×	0 x
0	Z	x	0 z
1	x	1	1 x
1	Z	1	1 z


	-r			
<u>S</u>	Α	Т	В	OUT
0	0			
0	1			
0	x			
0	Z			
1	0			
1	0			
1	1			
1	x			
1	Z			






<u>A</u>	В	OUT	A B OUT
0	0	0	https://tutorcs.com
0	1	1	0 1 0
1	1	1	WeChat: cstutorcs
0	x	×	0 x 0
0	Z	×	0 z 0
1	x	1	1 x x
1	Z	1	1 z x


	T			
<u>S</u>	Α	T	В	OUT
0	0		Z	
0	1		x	
0	x		1	
0	Z		0	
1	0		1	
1	0		Z	
1	1		Z	
1	x		Z	
1	Z		0	
		•		•






Α	В	OUT	A B OUT
0	0	О	https://tutorcs.com
0	1	1	0 1 0
1	1	1	WeChat: cstutorcs
0	x	x	0 x 0
0	Z	x	0 z 0
1	x	1	1 x x
1	Z	1	1 z x


	1			
<u>S</u>	Α	T	В	OUT
0	0	z	Z	
0	1	Z	x	
0	x	Z	1	
0	Z	Z	0	
1	0	0	1	
1	0	0	Z	
1	1	1	Z	
1	x	x	Z	
1	Z	x	0	
		•		•





<u>A</u>	В	OUT	A B OUT	
0	0	О	https://tutorcs.com	1
0	1	1	0 1 0	
1	1	1	WeChat: cstutores	3
0	x	x	0 x 0	
0	Z	x	0 z 0	
1	x	1	1 x x	
1	Z	1	1 z x	

<u>S</u>	Α	Т	В	OUT	
0	0	Z	Z	z	
0	1	z	x	x	
0	x	z	1	1	
0	Z	z	0	0	
1	0	0	1	x	
1	0	0	Z	0	
1	1	1	Z	1	
1	x	x	Z	x	
1	Z	x	0	×	
		•		•	




Verilog Primitives

Table 31—Built-in gates and switches


n_input gates	n_output gates	three-state gates	pull gates	MOS switches	bidirectional switches
and	buAssign:	ment Pro	j oot Exai	nmlslelp	rtran
nand	not	bufifl	pullup	nmos	rtranif0
nor	htt	psid/tutoi	cs.com	pmos	rtranif1
or	***	notif1		rcmos	tran
xnor	W	eChat: cs	tutores	rnmos	tranif0
xor				rpmos	tranifl

- The first three columns of primitives are supported by Quartus package.
- MOS switches, bidirectional switches, and pull gates are not supported by Quartus.

Three-State Gates



Three-State Gates (Tri-State Gates)



Three-State Gates

