Digital System Design ELEC373/473 ELECTERATION ELETTERATION ELETTERATION ELETTERATION ELETTERATION ELETTERATION ELETTERATION ELETTERA

https://tutorcs.com

WeChat: cstutorcs Counters in Verilog


Prof J.S. Smith Room A515;

E-mail: j.s.smith@liv.ac.uk

Counters

- Counters are probably one of the most heavily used components in digital systems.
- When circuits were builthus ingette 74% elies devices the common "synchronous" counters used were:
 - 74x160 synchronous presettable 4-bit decade counter, asynchronous clear
 - 74x161 synchronous presettable 4tbit binary counter, asynchronous clear
 - 74x162 synchronous presettable 4-bit decade counter, synchronous clear
 - 74x163 synchronous presettable 4-bit binary counter, synchronous clear
 - 74x190 synchronous presettable up/down 4-bit decade counter
 - 74x191 synchronous presettable up/down 4-bit binary counter

74x161- Schematic




74x161- Timing Diagrams

SYNC


CLEAR


CLEAR

PRESET



4 Bit Counter System Block Diagram








Assignment Project Exam Help


https://tutorcs.com


WeChat: cstutorcs












Verilog Code

35


endmodule

```
module count 74161(output [3:0] cnt out, output rco, input rst n, load n, clk, enp, ent, input [3:0] din);
      // local reg vars to hold present and next cnt
      reg [3:0] p cnt, n cnt;
      // assign p cnt to the output cnt out
      assign cnt out = p cnt;
      // generate rco with assign when p_cnt = 15 & ent = 1 assign rco = (p_cnt == 4'd15) & ent ASSIgnment Project Exam Help //sequential block to synthesise flip flops
      // note non-blocking assignments
      always @ (posedge clk)
                                                   https://tutorcs.com
    begin
13
            //synchronous reset done here
14
            if (rst n == 1'b0)
15
               p cnt <= 4'b0;
16
            else
                                                   WeChat: cstutorcs
17
               p cnt <= n cnt;
18
19
      // combinational block to generate n cnt
      // note using blocking assignments
      always @ (load n, enp, ent, din, p cnt)
         begin
            // default to prevent latches
            n cnt = p cnt;
            if (load n == 1'b0)
26
               n cnt = din;
27
            else if (ent & enp)
28
               begin
29
                   if (p cnt == 4'd15)
                      n cnt = 4'd0;
31
                   else
                     n cnt = p cnt + 1'b1;
33
                end
34
         end
```

RTL View



Timing Simulation – input



Timing Simulation – output

