# Digital System Design ELEC373/473

Assignment Project Exam Fig

https://tutorcs.com

WeChat: cstutorcs

Algorithmic State Machines (ASM)

BCD to Excess 3

## Verilog Sequential Template

```
module model_name (list of outputs and inputs);
external signal declarations
internal signal declarations ASSIgnment Project Exam Help
         -- the state process defines the storage elements
         always @ (postational reset)
         begin
                  verilog statements for storage elements (normally nonblocking) WeChat: cstutorcs
         end
         -- the comb process defines the combinational logic
         always @ (level sensitivity list – usually includes all inputs and state vars)
         begin
                  verilog statements which specify combinational logic
                  (normally use a case statement to identify states)
         end
endmodule;
```

#### BCD to XS-3 Code Converter

- An Excess-3 code is obtained by adding 0011 to the BCD code.
- An Excess-3 code is self complementing. The 9's complementing that the standard obtained by bitwise complementing it.

The 10's complement of an XSTS is 1819's complement plus 1.


- Negative numbers are represented by their 10's complement.
- Example:
- 873 218 = 655
- -218 781 (9's complement)
- -218 782 (10's complement)
- 873 + 782 = 1655 (overflow)
- $\blacksquare$  1655 1000 = 655 (correct result)

Decimal	BCD	Excess-3
0	0000	<del>&gt;</del> 0011
m Help	0001	→ 0100
2	0010	0101
3	0011	0110
4	0100	0111
5	0101	1000
6	0110	1001
7	0111	1010
8	1000	1011
9	1001	1100


#### BCD to XS-3 Code Converter

A Mealy FSM is designed to convert a serial bit stream of a BCD code to Excess 3 bit stream.

https://tutorcs.com




#### **ASM Chart**



There are 4 possible types of states in each time period.

- 1) The output is the same as the input (red states S2, S3, S7, S11).
- 2) The output is the inversion of the input (blue states S0, S1, S4, S5, S6).
- 3) The output is 1 for valid input values (could be S10, S12, or S14).
- 4) The output is 0 for valid input values (could be S8, S9, or S13).


### State Reduction (1)



By setting the don't cares the state types can be reduced to 2 types.


- 1) The output is the same as the input (red states S2, S3, S7, S8, S9, S11, S13).
- 2) The output is the inversion of the input (blue states—S0,S1,S4,S5,S6,S10,S12,S14).

# State Reduction (2)




By going from S2 to S4 we get the same functionality but can eliminate six states S5, S6, S11, S12, S13 & S14


# State Reduction (3)




# State Reduction (4)




## State Reduction (5)



# State Reduction (6)



## State Diagram with Minimum States



# Verilog Model

#### Edge-sensitive

cyclic behaviour describes the state transition.

#### Level-sensitive

cyclic behaviour describes the next state and the output logic.


```
module BCD_to_Excess_3b(B_out, B in, clk, reset b);
                          B out;
             output
             input
                          B in, clk, reset b;
                             = 3'b000,
              parameter
Assignment Project Ex
                          state, next state;
    13
                         B out;
    15
              always@(posedge clk or negedge reset b)
                  if (reset b == 0) state <=S 0; else state <=next state;
    16
    17
              always @(state or B in) begin
                  B out=0;
    20
                  case (state)
    21
                     S O: if (B in == 0)begin next state = S 1; B out = 1; end
    22
                              else if (B in == 1)begin next state = S 2; end
```

Nonblocking assignments are used in the edge-sensitive behaviour while procedural or blocked assignments are used in the level-sensitive behaviours.

# Verilog Model

```
always @(state or B in) begin
              B out=0;
              Assignment Project Exam Help in = 0) begin next state = 51; B_out = 1; end
20
21
                          else if (B in == 1)begin next state = S 2; end
22
                  s https://ntutorcesicom state = 5 3; B_out = 1; end
23
24
                          else if (B in == 1)begin next state = S 4; end
                  S_Wherehatetestretorses: B_out = B_in; end
25
                  S 3: begin next state = S 5; B out = B in; end
26
                  S 4: if(B in == 0)begin next state = S 5; B out = 1; end
27
                          else if (B in == 1)begin next state = S 6; end
28
                  S 5: begin next state = S 0; B out = B in; end
29
30
                  S 6: begin next state = S 0; B out = 1; end
31
              endcase
                                     Using don't cares in the state graph
32
          end
                                     the S_6 output has been designed
33
      endmodule
                                     to be 1 regardless of its input.
```

#### **Functional Simulation**




#### State Machine Editor


Quartus can generate HDL code from the entered state machine Assignment Project Example 19 Project Example 19 Project Example 20 Project Example 2

Create a new state machine https://tutorcs.com


Then use the Matchinetorcs wizard for entering your design




#### State Machine Wizard




# Choose the type of Reset and default states




### Define inputs




### Define outputs




#### Define the states




#### Define the transitions



# Define the Actions (outputs)



# Check the generated state diagram



# Save the state machine file and generate a HDL file



#### Check the generated Verilog file

```
-module BCDExcess3
22
23
          clock, reset, Bin,
24
         Bout);
25
26
         input clock;
27
         input reset;
28
         input Bin; tri0 reset; Assignment Project Exam Help
29
30
          tri0 Bin;
31
         output Bout;
32
         reg Bout;
         reg [6:0] fstate; https://tutorcs.com
33
34
         parameter S 0=0,S 1=1,S 2=2,S 3=3,S 4=4,S 5=5,S 6=6;
35
36
         always @ (posedge clowedge clowedge) we Chat: cstutorcs
37
38
         begin
39
             if (clock) begin
                 fstate <= reg fstate;
41
             end
42
         end
43
         always @(fstate or reset or Bin)
45
         begin
46
             if (~reset) begin
                 reg fstate <= S 0;
47
48
                 Bout <= 1'b0;
49
             end
50
             else begin
                 Bout <= 1'b0:
                     S 0: begin
```

```
43
         always @(fstate or reset or Bin)
45
         begin
46
             if (~reset) begin
47
                reg fstate <= S 0;
48
                 Bout <= 1'b0;
49
             end
             else begin
50
51
                Bout <= 1'b0;
52
                case (fstate)
53
                    S 0: begin
54
                        if (~(Bin))
55
                            reg fstate <= S 1;
56
                        else if (Bin)
                Assignment Project Exam Help.
57
58
59
                            reg fstate <= S 0;
60
61
                        https://tutorcs.com
62
63
                    end
64
                    S 1: begin
65
                               That: estutores
66
67
68
                            reg fstate <= S 4;
                        // Inserting 'else' block to prevent latch inference
69
70
                        else
71
                            reg_fstate <= S_1;
72
73
                        Bout <= ~(Bin);
74
                     end
75
                     S 2: begin
                        reg fstate <= S 4;
76
77
78
                        Bout <= Bin;
                    end
                    S 3: begin
```

```
80
     S 3: begin
 81
                         reg_fstate <= S_5;
 82
 83
                          Bout <= Bin;
 84
                      end
 85
                      S 4: begin
 86
                         if (~(Bin))
 87
                             reg fstate <= S 5;
 88
                          else if (Bin)
 89
                             reg fstate <= S 6;
 90
                         // Inserting 'else' block to prevent latch inference
 91
               Assignment Project Exam Help
 92
 93
 94
                         Bout <= \sim (Bin);
 95
                         ttps://tutorcs.com
 96
 97
 98
                         VeChat: cstutorcs
 99
100
101
102
                         reg fstate <= S 0;
103
104
                          Bout <= \sim (Bin);
105
                      end
106
                      default: begin
107
                          Bout <= 1'bx;
108
                          $display ("Reach undefined state");
109
                      end
110
                  endcase
111
              end
112
           end
113
      endmodule // BCDExcess3
114
```

#### Simulate the system

