



UNIVERSITY OF
LIVERPOOL

Digital Systems Design

ELEC373/473

Assignment Project Exam Help

<https://tutorcs.com>

WeChat: cstutorcs

Multipliers

Prof J.S. Smith
Room A515;
E-mail: j.s.smith@liv.ac.uk

Multipliers

- The next section looks at implementing multipliers in digital logic.
- For a 32 bit x 32 bit multiplication how wide (how many bits) could the result be?

Assignment Project Exam Help

<https://tutorcs.com>

WeChat: cstutorcs

MULTIPLIERS (unsigned)

- Paper and pencil example (unsigned):

- Multiplicand
Multiplier

```
      1000
      1001
      ----
      1000
      0000
      0000
      1000
      ----
     1001000
```

Product

- m bits multiply by n bits = (m+n) bits product
- The multiplier's LSB is checked. If it is
0 => place 0 in the sub-product
1 => place a copy of the multiplicand in the sub-product shifted by the appropriate number of bits
- 4 versions of multiply hardware & algorithm will be presented with successive refinement.

Unsigned Multiplication

Assignment Project Exam Help
<https://tutorcs.com>
 WeChat: cstutorcs

$$\begin{array}{r}
 \begin{array}{cccc}
 A_3 & A_2 & A_1 & A_0 \\
 \times B_3 & B_2 & B_1 & B_0 \\
 \hline
 A_3B_0 & A_2B_0 & A_1B_0 & A_0B_0 \\
 A_3B_1 & A_2B_1 & A_1B_1 & A_0B_1 \\
 A_3B_2 & A_2B_2 & A_1B_2 & A_0B_2 \\
 + A_3B_3 & A_2B_3 & A_1B_3 & A_0B_3 \\
 \hline
 \end{array}
 \end{array}$$

AB_i called a "partial product" \longrightarrow


Multiplying N-bit number by M-bit number gives (N+M)-bit result

Easy part: forming partial products

(just an AND gate since B_i is either 0 or 1)

Hard part: adding M N-bit partial products

Unsigned Combinational (Parallel) Multiplier



- Q: How much hardware for 32 bit multiplier? Critical path?
- $((31 \times 31)-1)$ 1-Bit Full Adders + 32 1-bit Half Adders + (32×32) 2-input AND gates
- Maximum $t_{pd} = (32 + (2 \times 30)) \times (\text{Adder delay}) + (1 \times (\text{AND gate delay}))$

Problems

- For a 32bit adder the propagation delay is

Maximum $t_{pd} = (32 + (2 \times 30)) \times (\text{Adder delay}) + (1 \times (\text{AND gate delay}))$

Assignment Project Exam Help

- In a sequential (clocked) system this would reduce the maximum clock speed as the system need to wait for the signals to propagate before the clock can be applied.


<https://tutorcs.com>

WeChat: cstutorcs

- One solution is to go for a sequential system rather than a combinational logic system.

Unsigned shift-add multiplier (version 1)

- 64-bit Multiplicand reg, 64-bit ALU, 64-bit Product reg, 32-bit multiplier reg




Multiplier = datapath + control

Multiply Algorithm (version 1)

Assignment Project Exam Help

<https://tutorcs.com>

WeChat: cstutorcs




Observations on 32-bit Multiplier (version 1)

- 1 clock per cycle => $32 \times 2 = 64$ clocks per multiply
- Half of the bits in the multiplicand are always 0
=> 64-bit adder is wasted
- 0's are inserted in the right of Multiplicand as it is shifted => least significant bits of the Product register never changed once formed
- Instead of shifting multiplicand to left, shift product to right?

Unsigned shift-add multiplier (version 1)


- 64-bit Multiplicand reg, 64-bit ALU, 64-bit Product reg, 32-bit multiplier reg



Multiplier = datapath + control

Multiply Hardware (version 2)

- 32-bit Multiplicand Reg, 32-bit ALU, 64-bit Product Reg, 32-bit Multiplier Reg
- Assignment Project Exam Help




What's going on?

Multiplicand stay's
still and Product
moves right

Assignment Project Exam Help

<https://tutorcs.com>

WeChat: cstutorcs




Multiply Algorithm (version 2)

Product	Multiplier	Multiplicand
0000 0000	0011	0010
0010 0000		
0001 0000	0001	0010
0011 0000	0001	0010
0001 1000	0000	0010
0000 1100	0000	0010
0000 0110	0000	0010

Assignment Project Exam Help
Add multiplicand to the left half of product & place the result in the left half of Product register

<https://tutorcs.com>

WeChat: cstutorcs




Product register wastes space that exactly matches size of multiplier
=> combine Multiplier register and Product register

Multiply Hardware (version 3)

- 32-bit Multiplicand Reg, 32-bit ALU, 64-bit Product Reg, (No Multiplier Reg)

Assignment Project Exam Help




Multiply Algorithm (version 3)

Assignment Project Exam Help

<https://tutorcs.com>

WeChat: estutores

Multiplicand	Product
0010	0000 0011
0010	0010 0011 (a)
0010	0001 0001 (s)
0010	0011 0001 (a)
0010	0001 1000 (s)
0010	0001 1000 (a)
0010	0000 1100 (s)
0010	0000 1100 (a)
0010	0000 0110 (s)



Observations on Multiply (version 3)

- Less registers because Multiplier & Product are combined
- What about signed multiplication?
 - I. The easiest solution is to make both positive & remember whether to complement product when done (leave out the sign bit, run for 31 steps)
 - II. Apply definition of 2's complement
 - I. need to sign-extend partial products and subtract at the end
 - III. **Booth's Algorithm** is an elegant way to multiply **signed numbers** using the same hardware as before and saving cycles
 - I. can handle multiple bits at a time

Motivation for Booth's Algorithm

Example $2 \times 6 = 0010 \times 0110$:


$$\begin{array}{r}
 0010 \\
 x 0110 \\
 \hline
 + 0000 \quad \text{shift (0 in multiplier)} \\
 + 0000 \quad \text{add (1 in multiplier)} \\
 + 0010 \quad \text{add (1 in multiplier)} \\
 + 0000 \quad \text{shift (0 in multiplier)} \\
 \hline
 00001100
 \end{array}$$

ALU with **add** and **subtract** operations gets the same result in more than one way:

$$\begin{aligned}
 6 &= -2 + 8 \\
 0110 &= -0010 + 1000 = 11110 + 01000 \\
 (-2+8) \times 2 &= -2 \times 2 + 8 \times 2 = 12
 \end{aligned}$$

$$\begin{array}{r}
 0010 \quad \text{(multiplicand)} \\
 x 0110 \quad \text{(multiplier)} \\
 \hline
 0000 \quad \text{shift (0 in multiplier)} \\
 - 0010 \quad \text{sub (first 1 in multiplier)} \\
 0000 \quad \text{shift (mid string of 1s) .} \\
 + 0010 \quad \text{add (prior step had last 1)} \\
 \hline
 00001100
 \end{array}$$

Booth's Algorithm



Current Bit	Bit to the Right	Explanation	Example	Operation
1	0	Begins run of 1s	000111 <u>1</u> 000	sub + shift
1	1	Middle of run of 1s	00011 <u>11</u> 000	shift
1	1	Middle of run of 1s	0001 <u>111</u> 000	shift
1	1	Middle of run of 1s	000 <u>1111</u> 000	shift
0	1	End of run of 1s	00 <u>01</u> 111000	add + shift
0	0	Middle of run of 0s	00 <u>00</u> 1111000	shift

Originally for Speed (when shift was faster than add)

- Replace a string of 1s in multiplier with an initial subtract when we first see a one and then later add for the bit after the last one

Example (2 × 7)

Operation	Multiplicand	Product	next?
0. initial value	0010	0000 011 1 0	subtract
1a. $P = P - m$	1110	+ 1110	
		1110 0111 0	shift P (sign extend)
1b.	0010	1111 001 1 1	nop, shift (sign extend)
2.	0010	1111 100 1 1	nop, shift (sign extend)
3.	0010	1111 110 0 1	add
4a.	0010	+ 0010	
		0001 1100 1	shift (sign extend)
4b.	0010	0000 1110 0	done

$(1110)_2 = 14$

Example (2 × (-3))


Operation	Multiplicand	Product	next?
0. initial value	0010	0000 110 (1 0)	10 -> sub
1a. P = P - m	1110	$\begin{array}{r} 0000\ 110\ 1\ 0 \\ +\ 1110 \\ \hline 1110\ 1101\ 0 \end{array}$	shift P (sign ext)
1b.	0010	$\begin{array}{r} 1110\ 1101\ 0 \\ +\ 0010 \\ \hline 1111\ 0111\ 0 \end{array}$	01 -> add
2a.		$\begin{array}{r} 1111\ 0111\ 0 \\ \hline 0001\ 0111\ 1 \end{array}$	shift P
2b.	0010	$\begin{array}{r} 0001\ 0111\ 1 \\ +\ 1110 \\ \hline 0000\ 1011\ 1\ 0 \end{array}$	10 -> sub
3a.	0010	$\begin{array}{r} 0000\ 1011\ 1\ 0 \\ \hline 1110\ 1011\ 0 \end{array}$	shift
3b.	0010	$\begin{array}{r} 1110\ 1011\ 0 \\ +\ 0010 \\ \hline 1111\ 0101\ 1\ 1 \end{array}$	11 -> nop
4a.		1111 0101 1 1	shift
4b.	0010	1111 1010 1	done

Assignment Project Exam Help


<https://tutors.com>

WeChat: cstutorcs


Structural Units of Booth's Multiplier




State Transition Graph (STG) for a 4-bit Booth Sequential Multiplier



The value of two successive bits (m_i, m_{i-1}) determines the Booth recoded multiplier bit, BRC_i .





Verilog Code for Booth's Algorithm (1)

```
1 module Booth_Multiplier( product, Ready, word1, word2, Start, clock, reset);
2     parameter          L_word = 4;
3     parameter          L_BRC  = 2;
4     parameter          All_ones = 4'b1111;
5     parameter          All_Zeros = 4'b0000;
6     output [2*L_word-1:0] product;
7     output Ready;
8     input  [L_word-1:0] word1, word2;
9     input  Start, clock, reset;
10    wire    m0, Load_words, Shift, Add, Sub, Ready;
11    wire    [L_BRC-1:0] BRC;
12
13    Datapath_Booth M1 (product, m0, word1, word2, Load_words,
14                      Shift, Add, Sub, Ready, m0,
15                      BRC, clock, reset);
16    Controller_Booth M2 (Load_words, Shift, Add, Sub, Ready, m0,
17                        Start, clock, reset);
18 endmodule
19
```

Assignment Project Exam Help

<https://tutorcs.com>

WeChat: estutorcs

Verilog Code for Booth's Algorithm (2)

```
19
20 module Controller_Booth( Load_words, Shift, Add, Sub, Ready,
21                          m0, Start, clock, reset);
22
23     parameter          L_word  = 4;
24     parameter          L_state = 4;
25     parameter          L_BRC   = 2;
26
27     output              Load_words, Shift, Add, Sub, Ready;
28     input               m0, Start, clock, reset;
29     reg [L_state-1:0] state, next_state;
30     parameter          S_idle = 0, S_1 = 1, S_2 = 2, S_3 = 3,
31                     S_4 = 4, S_5 = 5, S_6 = 6, S_7 = 7, S_8 = 8;
32     reg                Load_words, Shift, Add, Sub;
33     reg                m0_del;
34     wire [L_BRC-1:0]   BRC={m0,m0_del};
35     wire               Ready = ((state == S_idle) && !reset) || (state == S_8);
36
37     always @ (posedge clock or posedge reset)
38         if (reset) m0_del <= 0; else if (Load_words) m0_del <= 0; else m0_del <= m0;
39
40     always @ (posedge clock or posedge reset)
41         if (reset) state <= S_idle; else state <= next_state;
42
```

Assignment Project Exam Help

<https://tutorcs.com>

WeChat: estutorcs

Verilog Code for Booth's Algorithm (3)

```
42
43 always @ (state or Start or BRC)
44 begin //next state and control logic
45     Load_words = 0; Shift = 0; Add = 0; Sub = 0;
46     case (state)
47         S_idle: if (Start) begin Load_words = 1; next_state = S_1; end
48                 else next_state = S_idle;
49         S_1:     if ((BRC == 0) || (BRC==3)) begin Shift = 1; next_state = S_3; end
50                 else if (BRC == 1) begin Add = 1; next_state = S_2; end
51                 else if (BRC == 2) begin Sub = 1; next_state = S_2; end
52         S_3:     if ((BRC == 0) || (BRC==3)) begin Shift = 1; next_state = S_5; end
53                 else if (BRC == 1) begin Add = 1; next_state = S_4; end
54                 else if (BRC == 2) begin Sub = 1; next_state = S_4; end
55         S_5:     if ((BRC == 0) || (BRC==3)) begin Shift = 1; next_state = S_7; end
56                 else if (BRC == 1) begin Add = 1; next_state = S_6; end
57                 else if (BRC == 2) begin Sub = 1; next_state = S_6; end
58         S_7:     if ((BRC == 0) || (BRC==3)) begin Shift = 1; next_state = S_8; end
59                 else if (BRC == 1) begin Add = 1; next_state = S_8; end
60                 else if (BRC == 2) begin Sub = 1; next_state = S_8; end
61         S_2:     begin Shift = 1; next_state = S_3; end
62         S_4:     begin Shift = 1; next_state = S_5; end
63         S_6:     begin Shift = 1; next_state = S_7; end
64
65         S_8:     if(Start) begin Load_words = 1; next_state = S_1; end
66                 else      next_state = S_8;
67
68         default: next_state = S_idle;
69     endcase
70 end
71 endmodule
72
```

```

77
78 module Datapath_Booth( product, m0, word1, word2, Load_words,
79                        Shift, Add, Sub, clock, reset);
80     parameter          L_word = 4;
81     parameter          All_ones = 4'b1111;
82     parameter          All_Zeros = 4'b0000;
83
84     output [2*L_word-1:0] product;
85     output m0;
86     input  [L_word-1:0] word1, word2;
87     input  Load_words, Shift, Add, Sub, clock, reset;
88     reg    [2*L_word-1:0] product, multiplicand;
89     reg    [L_word-1:0] multiplier;
90     wire   m0 = multiplier[0];
91
92     always @ (posedge clock or posedge reset)
93     begin
94         if (reset) begin multiplier <= 0; multiplicand <= 0; product <= 0; end
95         else if (Load_words)
96         begin
97             if (word1[L_word-1] == 0) multiplicand <= word1;
98             else multiplicand <= { All_ones, word1[L_word-1:0]};
99             multiplier <= word2;
100            product <= 0;
101        end
102        else if (Shift)
103        begin
104            multiplier <= multiplier >> 1;
105            multiplicand <= multiplicand << 1;
106        end
107        else if (Add) begin product <= product + multiplicand; end
108        else if (Sub) begin product <= product - multiplicand; end
109    end
110 endmodule
111


```

Assignment Project Exam Help


<https://tutorcs.com>

WeChat: cstutorcs

RTL View of Booth's Multiplier



The Datapath



Assignment Project Exam Help


<https://tutorcs.com>

WeChat: cstutorcs

<https://tutorcs.com>

WeChat: cstutorcs

Booth's Simulation



one input is negative: 0010 X 1101 = 11111010 ($2 * -3 = -6$)


Verilog Quartus implementation

```
1  module mult32x32( result, multiplier, multiplicand);  
2  
3      input [31:0] multiplier, multiplicand;  
4      output [63:0] result;  
5  
6      assign result = multiplier * multiplicand;  
7  endmodule  
8
```


Assignment Project Exam Help

<https://tutorcs.com>

WeChat: cstutorcs



Simulation results



Propagation time is about 18ns. Is that what you would expect for a purely combination circuit?

Resources used

Flow Summary	
Flow Status	Successful - Wed Oct 31 08:47:46 2012
Quartus II 64-Bit Version	12.0 Build 263 08/02/2012 SP 2 SJ Full Version
Revision Name	mult32x32
Top-level Entity Name	mult32x32
Family	Cyclone II
Total logic elements	80 / 33,216 (< 1 %)
Total combinational functions	80 / 33,216 (< 1 %)
Dedicated logic registers	0 / 33,216 (0 %)
Total registers	0
Total pins	128 / 475 (27 %)
Total virtual pins	0
Total memory bits	0 / 488,840 (0 %)
Embedded Multiplier 9-bit elements	8 / 70 (11 %)
Total PLLs	0 / 4 (0 %)
Device	EP2C35F672C6
Timing Models	Final

Note the use of 8 embedded 9 bit multipliers

Altera's Embedded Multiplier

