Digital System Design ELEC373/473

Assignment Project Exam

https://tutorcs.com

WeChat: cstutorcs

User Defined Primitives (UDP)

Module Styles

- Modules can be specified in different ways
 - Structural: connect primitives and modules Assignment Project Exam Help RTL (Register Fransfer Level):
 - - use continuous tapsightments.com
 - Behavioral: use initial and always blocks Wechat: cstutores
 - Note that "initial" is primarily for simulation rather than for synthesis.
- A single module can use more than one method.

Truth Table Models of Combinational and Sequential Logic with Verilog

- Verilog has built-in primitives correspond to simple combinational logic gates.
- Verilog has a mechanisment building usand timed primitives (UDPs).
- Verilog uses truth tables to describe sequential behaviour and/or complex combinational circuits.
- UDPs are simulated faster and require less silicon area than modules.
- A UDP has only a single, scalar (one-bit), output port.
- The input ports of a UDP must be scalars.
- UDPs are instantiated just like built-in primitives.

UDP for a Two-input Multiplexer

```
primitive mux prim (mux out, select, a ,b);
     output
           mux out;
           select, a .b;
    input
    table
                Assignment Project Exam Help
                          0; // Order of the table columns follows
                              tutores of inputs.
                          1; // Only 0,1, x on input and output
                                A z input in simulation is treated as x
    // select a b :
                          mux out
                         0:
               1 0 : 0;
                            // reduce pessimism
               //Combinations not exactly defined will drive 'x' under simulation
     endtable
 endprimitive
```

Shorthand UDP for a Two-input Multiplexer

```
// select a b : mux_out

O Assignment Project Exam Help

1 ? O : O;

1 https://tutorcs.com
? O : O;

2 WeChat: cstutorcs
```

The ? Shorthand notation substitutes 0, 1, and x in the table.

UDPs for Level-Sensitive Sequential Logic


- Level-sensitive behaviours are conditioned by an enabling input signal.
- Level-sensitive devices respond to any change of an input while the enabling input is Anighannent Project Exam Help
- The truth table will have two output columns for present state and next state.

 https://tutorcs.com
- Next state is the stateveaused by the present inputs when enable is high.
- The output of a sequential UDP must be declared to have type reg because it must keep its value when inputs change while the enabling signal is low.


Transparent Latch

```
primitive latch rp( q out, enable, data);
     output q out;
     input enable, data;
     reg Assignment Project Exam Help
    table
       https://tutorcs.com
                                     q out/next ststae
              WeChat: cstutorcs
        // "-" denotes no change of the output
     endtable
 endprimitive
```

Synthesised Design



Simulation of Transparent Latch




UDP for Edge-Sensitive Behaviours

- A truth table describing edge-sensitive behaviour will be activated whenever an input has an event.
- The outputschanges depends on whether a synchronising input has made an appropriate transition.
- The synchron bit in put the synchron bits in parentheses, e.g. (01) denotes a rising edge.
- The synchronising input appears in the first column.
- A truth table can include both level-sensitive behaviour and edge-sensitive behaviour. This is used to model synchronous behaviour with asynchronous set and reset conditions.
- A level-sensitive behaviour should precede the edgesensitive behaviour in the table.

Truth-table model of a D-type FF

```
primitive d prim1 (q out, clock, data);
     output q out;
            clock, data;
     input
            Assignment Project Exam Help
            q out;
     reg
                 https://tutorcs.com
     table
     // clk
                                      q out/next state
                data
                           state
                _{1}^{0} WeCha\xi: cstutorcs _{1}^{0}: // rising clock edge
        (01)
         (0x)
         (0x)
                                          -; // falling or steady
        (20)
                                              // clock edge
                (??) : ? -; // steady clock, ignore
                                              // data transition
     endtable
 endprimitive
```

Synthesised design



Functional and Timing Simulation of a UDP D-type Flip-Flop

