
THEAUFIKUS KITOWACSIGEREET辅导

Final Examination – June 2022



Time Allowed: 180 minutes

Weahtat Mastaut Ora Book

Total Marks: 100

Assignment Project Exam Help

Email: tutorcs@163.com
Please ensure that you have carefully read the instructions provided in the Git repository's README file.


QQ: 749389476 Good luck!

https://tutorcs.com

Question 1 程序代写代做 CS编程辅學 marks] Provided below is a C code snippet, an ARM CPU microarchitecture diagram, and the delays of

various logic elements.

```
int array[64];
int i, j, k;
for (i = 1; i < 64)
    array[i]
              < 32
for (k = 32; k < 64;
    array[k] = array[k] +
```



Timing Values: $t_{cq-pc} = 25 \text{ ps}$, $t_{mem} = 150 \text{ ps}$, $t_{dec} = 70 \text{ ps}$, $t_{mux} = 25 \text{ ps}$, $t_{RFread} = 100 \text{ ps}$, $t_{\text{ext}} = 30 \text{ps}, t_{\text{ALU}} = 120 \text{ ps}, t_{\text{RFsetup}} = 46 \text{ ps}$

(a) [10 marks]

Translate the given C code to ARM assembly. Note that there are multiple ways to translate a given piece of C code to assembly. We are only concerned with correctness of your solution and not with code size or performance. A correct translation from C to assembly will receive full marks. The variables i, j, and k are mapped to ARM registers R1, R2, and R3. Assume the array base address is already in RO.

(b) [5 marks]

Given the timings and architecture diagram, determine the time to execute the following instructions: LDR, ADD, BL

(c) [5 marks]

Suppose your assembly code is executed on the single-cycle CPU above. Find the time it takes to execute the assembly code.

Question 2 程序代写代做 CS编程辅导 marks] Design an FSM with one input, X, and two outputs, A and B. A should be 1 if X has been 1

Design an FSM with one input, X, and two outputs, A and B. A should be 1 if X has been 1 for at least three cycles altogether (not necessarily consecutively). B should be 1 if X has been 1 for at least two consecutive our state transition diagram, encoded state transition table, next state and

Submit your answer a easy to read.

name Q2 - eg Q2.jpg. Please ensure the submission is

WeChat: cstutorcs

Assignment Project Exam Help

Email: tutorcs@163.com

QQ: 749389476

https://tutorcs.com

Question 3 程序代写代做 CS编程辅导 marks] In this question we look at memory locality properties of matrix computation. The following

In this question we look at memory locality properties of matrix computation. The following code is written in C, where elements within the same row are stored contiguously. Assume each word is a 32-bit integ

for (I=0; I<8; I++

for (J=0; J<8000

A[I][J]=B[I][0

(a) [2 marks]

How many 32-bit integers can be stored in a 16-byte cache block?

(b) [4 marks]

In the above C decrease which sariable midistemporal locality?

(c) [4 marks]

In the above C code, references to which variables exhibit spatial locality?

Assignment Project Exam Help

How many 16-byte cache blocks are needed to store all 32-bit matrix elements being referenced?

enced: Email: tutorcs@163.com [4 marks]

Locality is affected by both the reference order and data layout. The same computation can also be written below in MATLARY thick differs from C by storing matrix elements within the same column contiguously in memory.

```
for I=1:8

for J=1:8000

A(I,J)=B(https://tutorcs.com

end

end
```

In the above MATLAB code, references to which variables exhibit temporal locality?

(f) [4 marks]

In the above MATLAB code, references to which variables exhibit spatial locality?

Question 4 程序代写代做 CS编程辅學 marks] Consider the ARM assembly code below. func1, func2, and func3 are non-leaf functions. func4

Consider the ARM assembly code below. func1, func2, and func3 are non-leaf functions. func4 is a leaf function. The code is not shown for each function, but the comments indicate which registers are used wit space unless required to the store any local data on the stack.

(a) Assume all instructions are given. The many word jet the stack frames of each finding?

[10 marks]

Sketch the stack after fract is called but before the dirst instruction in frac4 has executed. Clearly indicate which registers are stored where on the stack and clearly mark each of the four stack frames. Give register values where possible. Identify and label the address of each stack word in memory (use one column for memory addresses and another column for data similar to ecture shoes). Show the tack yord that SP points to in your stack illustration. Assume the stack frame of func1 starts at 0xBFFFFF00. Submit your answer to this part as an image with the name Q4B - eg Q4B.jpg. Please ensure the submission is easy to read.

easy to read. https://tutorcs.com [5 marks]

Most microprocessors today have separate caches for storing program instructions and data. This question is about the behavior of an instruction cache.

In this question, Assume:

- 64 KiB direct-mapped instruction cache with a 32-byte block.
- A full cache block can be fetched in one read operation.
- All instructions are 4 bytes.
- The above functions do not contain any branches or loops, except for those indicated.

What is the miss rate for the address stream of the program above? How is this miss rate sensitive to the size of the cache or the working set? How would you categorize the misses this workload is experiencing, based on the 3C model?

Question 5 程序代写代做 CS编程辅學 marks]

[5 marks]

Given four prin

- Simplicity
- Smaller is
- Good design promises.
- Make the

Evaluate the QuAC ISA against these principles, explaining your reasoning.

(b) [5 marks]

A QuAC CPU was trace is that to specific to the Stellite, and you're in charge of keeping it running. Cosmic radiation has damaged the CPU, and it can no longer perform the sub instruction. Perform the operation r3 := r1 - r2; Given input values in r1 and r2, subtract them and place the result in r3. You can use any of the registers are equired, and any instructions of the result in r3. You can use any of the registers are equired, and any instructions of the result in r3.

(c) [5 marks]

QuAC's conditional execution only uses the Z. or to flag. Explain how you can write a QuAC program to conditionally execute based on the Carry flag, using only the existing ISA (with no changes), and provide a brief assembly example.

 $\begin{array}{c} \text{(d)} & \underbrace{\text{OO: } 749389476}_{\text{Translate the following-C code into valid QuAC assembly.}} \\ \end{array} [5 \text{ marks}]$

程序代写代做 CS编程辅导



WeChat: cstutorcs

Assignment Project Exam Help

Email: tutorcs@163.com

QQ: 749389476

https://tutorcs.com