MIPS Single-cycle Processor

Assignment Outline This assignment is to the your understanding of the MIPS-Life single-thickness or design presented in the lectures.

A sample Verilog code is a reliable of Appendix A. You will need to add an Instruction memory to the design that the hour assembly code. The procedure for process is given in the Appendix A. You will need to add an Instruction

Currently the memory that the instruction memory ROM is empty. You can write the machine could be solved as a single country to the instruction memory locations of the initialisation file.

The assignment is to **Lead to the Property** series of steps which you should complete in order. To ensure that it is your own work that is being assessed, Appendix C shows the specific requirements for each student.

WeChat: cstutorcs

- 1. Write a programme to: [15 Marks]
- a. Load the data store Airsthe Sand Ylecations of the plate the how into the registers.
- b. Add the X and Y reliesters and store the result in the 1 register om
- c. Store the data from the Z register into the Z memory location.
- d. Load the data in the 2 memory location into the T register.
- 2. Simulate your program to show the contents of the Q, W, and T registers. [10 Marks]
- 3. Modify the *program.mif* file to simulate the operation of the **BEQ** instruction. [10 Marks]
- 4. Modify the design of the processor so that the **Jump** (J) instruction is implemented. [15 Marks] Modify the *program.mif* file to simulate the operation of the **Jump** instruction. [10 Marks]
- 5. Modify the designs so that the additional instructions given in the column "Design 1" is correctly executed. [15 Marks]
- 6. Modify the *program.mif* file to simulate the operation of the additional instruction. [10 Marks]
- 7. Change the processor's data bus width from 32 to the one indicated in the table. Repeat the simulation of step 2 using your new processor. [15 Marks]

MIPS instructions' reference data is provided.

Reports

Your report should include the following contents:

- 1. The MIPS code and 能够 the dokes and in the Mips code and 能够 the dokes and in the Mips code and the state of the same and the same an
- ode, ALUResultOut, DReadData and relevant should clearly indicate why the simulations show Simulation wavefor registers (X, Y, T) mu that the operation is d
- 2. Description of the to the Verilog code for implementing the Jump instruction. Highlight in the code.
- 3. Description of the modifications made to implement the additional instruction. Highlight the changes made in the code.

WeChat: cstutorcs 4. Description of the modifications made to change the data bus width.

Assignment Project Exam Help **Submission Date**

A single PDF file should be submitted to Learning Mall by 2pm on Friday 15th December 2023 (Week 13). This file should be happed as "surrame for ename. Appdf". The contents in each submission must be consistent with the tasks assigned to a specific student; otherwise a zero mark will be awarded. There is no demonstration lab session for this assignment. QQ: 749389476

Appendix A

```
// Modified for synthesis using the QuartusII package by Dr. S. Ami-Nejad. Feb. 2009
// Register File
module RegisterFile
                                 itereg,WriteData,RegWrite, Data1,
Data2,clock,reset);
         [4:0] Re
                                 g; // the registers numbers to read or write
   input [31:0] W
                                    // data to write
                                 // The write control
   input RegWrite;
   input clock, reset;
                                 // The clock to trigger writes
   output [31:0] Da A Clata 2 / Challe (1) FO Salues read;
        [31:0] RF[31:0];
                                 // 32 registers each 32 bits long
   req
   integer k;
                                 ent Project Exam Help
   // Read from registers independent of clock
   assign Data1 = RF[Read1];
   assign Data2 = FE Road2]
   // write the register with new value on the falling edge of the clock if RegWrite
is high
   always @(posedge alook.of pase) @
      if (reset) for (k-0; k<32; k=k+1) RF[k]<=32 h00000000;
      // Register 0 is a read only register with the content of 0
             if (RegWrite & /Writereg!=0)) RF[Writereg] <= WriteData;</pre>
endmodule
//ALU Control
module ALUControl (ALUOp, FuncCode, ALUCtl);
   input [1:0] ALUOp;
   input [5:0] FuncCode;
   output [3:0] ALUCtl;
   reg
         [3:0] ALUCtl;
   always@( ALUOp, FuncCode)
   begin
   case (ALUOp)
   2'b00: ALUCtl = 4'b0010;
   2'b01: ALUCtl = 4'b0110;
   2'b10: case (FuncCode)
          6'b 100000: ALUCtl = 4'b 0010;
          6'b 100010: ALUCtl = 4'b 0110;
          6'b 100100: ALUCtl = 4'b 0000;
          6'b 100101: ALUCtl = 4'b 0001;
          6'b 101010: ALUCtl = 4'b 0111;
```

```
default: ALUCtl = 4'b xxxx;
         endcase
            ALUCT程华湾气的 CS编程辅导
   default:
   endcase
   end
endmodule
//ALU
module MIPSALU (ALU
                                  Zero);
   input
         [3:0]
   output [31:0]
   output Zero;
         [31:0] ALUOut;
   reg
                 WeChat: cstutorcs
   always @(ALUctl, A, B) begin //reevaluate if these change
                        gnment Project Exam Help
      0: ALUOut <= A & B;
      1: ALUOut <= A | B;
                      tail: tutorcs@163.com
      6: ALUOut <= A - B;
      7: ALUOut <= A < B ? 1:0;
      // .... Add QQ QLU 749389476
      endcase
   end
                https://tutorcs.com
endmodule
// Data Memory
module DataMemory(Address, DWriteData, MemRead, MemWrite, clock, reset, DReadData);
input [31:0] Address, DWriteData;
            MemRead, MemWrite, clock, reset;
input
output [31:0] DReadData;
reg [31:0] DMem[7:0];
assign DReadData = DMem[Address[2:0]];
always @(posedge clock or posedge reset)begin
      if (reset) begin
         DMem[0] = 32 'h00000005;
         DMem[1]=32'h0000000A;
         DMem[2]=32'h00000055;
         DMem[3]=32'h000000AA;
         DMem[4]=32'h00005555;
         DMem[5]=32'h00008888;
         DMem[6]=32'h00550000;
         DMem[7]=32'h00004444;
         end else
```

```
endmodule
                  程序代写代做 CS编程辅导
// Main Controller
module Control
                                 Reg, ALUOp, MemWrite, ALUSrc, RegWrite);
(opcode, RegDst, Bra
      [5:0]
output [1:0]
             ALUO
output RegDst, Brand
                                  eg, MemWrite, ALUSrc, RegWrite;
reg
      RegDst, Branch, MemRead, MemtoReg, MemWrite, ALUSrc, RegWrite;
rea
parameter R_Format We 00 hat = 05tutores 6'b101011, BEQ=6'b000100;
always @(opcode)begin
   case (opcode)
      R_Format: {ReASSIPENMENTREPARTO EREACTION BLACK PUOP}=
9'b 100100010;
      LW:
              {RegDst, ALUSrc, MemtoReg, RegWrite, MemRead, MemWrite, Branch, ALUOp}=
9'b 011110000;
              {RegDst, ALUSrc, MemtoReg, RegWrite, MemRead, MemWrite, Branch, ALUOp}=
9'b x1x001000;
                     Anusro Mentore O God roth MemRead, MemWrite, Branch, ALUOp}=
      BEQ:
9'b x0x000101;
      // .... Add more instructions here
      9'b xxxxxxxxx;
      endcase
   end
endmodule
// Datapath
module DataPath (ReqDst, Branch, MemRead, MemtoReq, ALUOp, MemWrite,
ALUSrc, RegWrite, clock, reset, opcode, /* RF1, RF2, RF3, */ALUResultOut, DReadData);
input RegDst, Branch, MemRead, MemtoReg, MemWrite, ALUSrc, RegWrite, clock, reset;
input [1:0] ALUOp;
output [5:0] opcode;
output [31:0] /*RF1, RF2, RF3,*/ ALUResultOut ,DReadData;
      [31:0] PC, IMemory[0:31];
reg
      [31:0] SignExtendOffset, PCOffset, PCValue, ALUResultOut,
wire
      IAddress, DAddress, IMemOut, DmemOut, DWriteData, Instruction,
      RWriteData, DReadData, ALUAin, ALUBin;
      [3:0] ALUCtl;
wire
wire
      Zero;
wire [4:0] WriteReg;
```

if (MemWrite) DMem[Address[2:0]] <= DWriteData;</pre>

end

```
//Instruction fields, to improve code readability
wire [15:0] offset;
//Instantiate local
ALUControl alucontr
                                 , ALUctl);
// Instantiate ALU
MIPSALU ALU(ALUCtl
                                 ALUResultOut, Zero);
// Instantiate Register File
RegisterFile REG(rs, rt, WriteReg, RWriteData, RegWrite, ALUAin,
DWriteData, clock, reset eChat: cstutorcs
// Instantiate Data Memory
DataMemory datamemorA(Sprennentte Projected Example Helpset,
DReadData);
// Instantiate Inst Email rtutores@163.com
IMemory IMemory inst (
   .address ( PC[6:2] ),
   (Instruction QQ: 749389476
   );
// Synthesize multiplexers ://tutorcs.com: rt;
assign ALUBin
              = (ALUSrc)
                                   ? SignExtendOffset : DWriteData;
assign PCValue
                 = (Branch & Zero) ? PC+4+PCOffset : PC+4;
assign RWriteData = (MemtoReg)
                                   ? DReadData
                                                     : ALUResultOut;
// Acquire the fields of the R Format Instruction for clarity
assign {opcode, rs, rt, rd, shamt, funct} = Instruction;
// Acquire the immediate field of the I Format instructions
assign offset = Instruction[15:0];
//sign-extend lower 16 bits
assign SignExtendOffset = { {16{offset[15]}}} , offset[15:0]};
// Multiply by 4 the PC offset
assign PCOffset = SignExtendOffset << 2;</pre>
// Write the address of the next instruction into the program counter
always @(posedge clock) begin
if (reset) PC<=32'h00000000; else
   PC <= PCValue;</pre>
end
endmodule
module MIPS1CYCLE(clock, reset,opcode, ALUResultOut ,DReadData);
```


Assignment Project Exam Help

Email: tutorcs@163.com


QQ: 749389476

Appdendix B

Inserting LPM ROM 程序代码 CS编程 bullon.
Select MegaWizard Plug群 Marager Romane to the Menu and Clarkfon 程 地址on.




Select the ROM: 1-PORT and give a name to the output file. This name should be the same as the one which has been used for Instruction memory instantiation in your Verilog code.







Deselect the input and output registers.



Give a name to the member initialisation fig. 1.g. ristraction fig. 4.g. ristraction fig




Deselect the creation of the optional files and click on Finish button.



Click on the New icon and select the Memory Initial Patient Pile.



Input 32 for the Number of words and 32 for the Word size.



Now you can insert your machine code into the Instruction memory locations. You should be noted that this memory is not byte oriented and addresses are incremented by one not by 4.

Addr	+0	+1	+2	+3	+4	+5	+6	+7
00	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000
08	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000
10	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000
18	00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000

Appendix C: The tasks for each student 程序代写代做 CS编程辅导

	111			(00,	W 17 401 7
		Memory	Data	Design	
	国 學學家	s in the second	bus		
ID 2027(0)(English N		size	0 :	
2037696	A		24	Ori	
2033767	Bair Tutor cs	# \$	28	Andi	
2035143	Be	አን ቶ፤	20	Ori	
1927872	B ■ I T	YAY S_	24	Andi	
2033368	Boang Tian	5,6,7,1	28	Ori	
2035925	Bolin Wang	2,3,4,5	20	Andi	
2036029	Boran Zht.		Seul	Orcs	
2034136	Bowen Gu	3,4,5,6	28	Andi	
2034115	Boy Lucio	nmer	1 ²⁰ D	reriec	t Exam He
2036108	Chang Huan	4,5,6,7	24	Andi	
2036604	Cheng Jin	1,2,3,4	28	Ori	
2033958	Cheng xia Mull	3,67utC	res	(Abdi] 6	3.com
1612332	Chengyi Wei	2,3,4,5	24	Ori	
1927607	Chenming Shen	167122 C	38/17	Andi	
2034718	Chentae Zhang	3,4,3,6	20+	Q i	
2035284	Chenxi Zhang	7,1,2,3	24	Andi	
2034672	Che zit Yung	/4,t,1,7t0	1285	(Pr)111	
2035936	Chenxu Wei	1,2,3,4	20	Andi	
2036637	Chongxiang Zhang	5,6,7,1	24	Ori	
2035660	Dexuan Li	2,3,4,5	28	Andi	
2037672	Dongtian Bai	6,7,1,2	20	Ori	
2037645	Fanbin Lin	3,4,5,6	24	Andi	
2033893	Fanxiang Chu	7,1,2,3	28	Ori	
2038630	Feng Zhu	4,5,6,7	20	Andi	
1824823	Guorui Xu	1,2,3,4	24	Ori	
2035624	Guoxuan Sun	5,6,7,1	28	Andi	
1929623	Haiyang Li	2,3,4,5	20	Ori	
2036584	Hanyu Shi	6,7,1,2	24	Andi	
1822806	Hao Dong	3,4,5,6	28	Ori	
1824879	Haohan Zhang	7,1,2,3	20	Andi	
2033955	Haoliang Zhu	4,5,6,7	24	Ori	
2035427	Haoran Zhang	1,2,3,4	28	Andi	
2033385	Haotao You	5,6,7,1	20	Ori	
2034762	Haoxun Shen	2,3,4,5	24	Andi	
		,-,-,-	1	1 2.1.41	ļ

2033854	
1927818 Hent Li 子	•
1717106	•
2036585 Hu 24 Andi 2032344 Ivan Au 2032936 Janis 20 Andi 1612508 Jia 24 Ori 2035918 Jiahao Li 7,1,2,3 28 Andi 2034067 Jiaheng Zhang 4,5,6,7 20 Ori 2035086 Jiajie Marg C 1214 C S ULLO AGC S 2033561 Jiakai Sun 5,6,7,1 28 Ori 1931380 Jiangchen Song 2,3,4,5 120 Andi 2035350 Jianzhi Yang S 1,1,2 124 Ori 204 Andi 205 Andi 207 Andi 208 Ori 208 Ori 209 Ori 2013180 Jiangchen Song 2,3,4,5 120 Andi 2013180 Jianzhi Yang S 1,1,2 124 Ori	•
2032344	•
2032936	•
2032936 Artificite State 20 Andi 1612508 Jia 2035918 Jiahao Li 7,1,2,3 28 Andi 2034067 Jiaheng Zhang 4,5,6,7 20 Ori 2035086 Jiajie Nang Chata CStutorcs 2033561 Jiakai Sun 5,6,7,1 28 Ori 1931380 Jiangchen Song 2,3,4,5 1001 201 Jiangchen Song 2,3,4,5 1001 Jiangchen Song 2,3,4,5 1001 Andi Cori Exam He	•
2035918	•
2034067 Jiaheng Zhang	1
2035086 Jiajie Wate Chat4 CStutores 2033561 Jiakai Sun 5,6,7,1 28 Ori 1931380 Jiangchen Song 2,3,4,5 20P Andi 2035350 Jianzhi Yang 6,7,1,2 Telephone Chat4 CStutores Andi CoriJect Exam He	•
2033561 Jiakai Sun 5,6,7,1 28 Ori 1931380 Jiangchen Song 2,3,4,5 20 Andi 2035350 Jianzhi Yang 6,7,1,2 124 Ori 10	1
1931380 Jiangchen Song 2,3,4,5 Project Exam He	1
2035350 Jianzhi Yang 18 6,7,1,2 Project Exam Ho	1
2033330 Jianzin Tang 0,7,1,2 24 Oib	aln
2036831 Jiarao Zhang 3.4.5.6 28 Andi	zib
-, ,,,, -	
2034063 Jiaha Maail 7,123 torcs @ 163.com	
2033379 Jiawei Tan 4,5,6,7 24 Andi	
2035919 Jifeng Li 1,2,3,4 28 Ori	
2033390 Jijia Zhake 55,7,13 8 264 (Qdi	
1824838 Jinghang Ma 2,3,4,5 24 Ori	
1929268 Juntie Diu 5 /6/71,24 28 Andi	
2036019 Junzhe Tan 3,4,5,6 20 Ori	
1927808 Kai Zhu 7,1,2,3 24 Andi	
1823120 Kaiwen Du 4,5,6,7 28 Ori	
1822280 Leyu Wang 1,2,3,4 20 Andi	
2036660 Likun Fan 5,6,7,1 24 Ori	
2035649 Lingyu Li 2,3,4,5 28 Andi	
2035398 Liwei Jin 6,7,1,2 20 Ori	
2033369 Luchang Liu 3,4,5,6 24 Andi	
2034264 Lulu Song 7,1,2,3 28 Ori	
2036597 Machao Yang 4,5,6,7 20 Andi	
2035625 Man Ni 1,2,3,4 24 Ori	
2036524 Minghao Tang 5,6,7,1 28 Andi	
1825229 Mingjie Dong 2,3,4,5 20 Ori	
2035959 Mingqiao Du 6,7,1,2 24 Andi	
2037104 Mingtian Tan 3,4,5,6 28 Ori	
1822925 Mingze Zhang 7,1,2,3 20 Andi	
2037244 Mutian Yuan 4,5,6,7 24 Ori	

Г					<u> </u>	1
	2035803	Peihao Huang	1,2,3,4	28	Andi	
	2037000	Qi An	5,6,7,1	20	Ori	10 10 14 D
L	2036940	Qi Thong	1,3,45	24的		编程辅导
	2035451	Qian Cheng	6,7,1,2	28	Ori	
	2037287	Qianya Vang	3 4 5 6	20	Andi	
	2033881	Qih Con		24	Ori	
	1929545	Qin		28	Andi	
	2034930	Qi	# \$ =	20	Ori	
	2036499	Qix VE	174 1	24	Andi	
	2035344	Qua		28	Ori	
	2036476	Quanhua Zeng	6,7,1,2	20	Andi	
	2036774	Rui-Li	3,4,5,6	24	Ori	
	2033922	Rui Wang	1,41,2,3	12811	And	
	2035811	Rui Wu	4,5,6,7	20	Ori	
	2035982	Ruiheng big 1 g	nmen	124 D 1	odi ec	t Exam Help
	1825081	Ruixin Xu	5,6,7,1	28	Ori	
	2035507	Ruochen Qi	2,3,4,5	20	Andi	
	2032806	Sanjeev Taiyhl Bagun	6,7 tuto	ræs	@16	3.com
	2036493	Shiqiang Wu	3,4,5,6	28	Andi	
	2033903	Shuang Jiang /	14032	G ⁰ / ₁ ⁻	78 ^{ri}	
	2037372	Shuyuan Zhang	4,5,6,7	24	Andi	
	2033595	Sixuan Li	1,2,3,4	28	Ori	
	2034719	Siy an He S	/tuto1	es.	com	
	1929804	Siyuan Jiang	2,3,4,5	24	Ori	
	2036766	Songhao Li	6,7,1,2	28	Andi	
	1927559	Sunghu Moon	3,4,5,6	20	Ori	
	2033506	Tiancheng Cui	7,1,2,3	24	Andi	
	2033758	Tianwen Shen	4,5,6,7	28	Ori	
	2037925	Tianxing Xu	1,2,3,4	20	Andi	
	2034632	Tianyu Zhao	5,6,7,1	24	Ori	
	1614022	Weijian Zhang	2,3,4,5	28	Andi	
	2036648	Weiqin Xu	6,7,1,2	20	Ori	
	2036999	Wensheng Sun	3,4,5,6	24	Andi	
	2037025	Wenyi Dong	7,1,2,3	28	Ori	
	2035430	Xiang Yao	4,5,6,7	20	Andi	
	1927812	Xiaoliang Su	1,2,3,4	24	Ori	
	2035533	Xiaoou Jiang	5,6,7,1	28	Andi	
	2034204	Xingyu Chen	2,3,4,5	20	Ori	
	2037248	Xingze Xu	6,7,1,2	24	Andi	
	2035090	Xinlei Shu	3,4,5,6	28	Ori	

2033772	Xiyin Xue	7,1,2,3	20	Andi	
2034760	Yang Jin	4,5,6,7	24	Ori	
2034129	Yank Yu F	十 ,2,3 生 1	28	Aidi S	编程辅导
2033512	Yanhang Zhu	5,6,7,1	20	Ori	
1930583	Yanwai I i	2345	24	Andi	
2035335	Ya	٣	28	Ori	
2034171	Yac		20	Andi	
2036659	Yet Yet Tutor CS		24	Ori	
2036641	Yi YE	lati	28	Andi	
2034010	Yiha	174 5	20	Ori	
2034189	Yilin Cao	5,6,7,1	24	Andi	
2036145	Yilin Yang	2,3,4,5	28	Ori	
1613819	Yiming Huang	6,7,1,2 C	Stut	CAnd CS	
2034898	Yiming Wang	3,4,5,6	24	Ori	
1715729	Yingkui Xuc 1 O	nmer	128 P 1	rayi <mark>i</mark> ec	t Exam Help
2037237	Yingyi Cheng	4,5,6,7	20	Ori	L Brain Heip
2145498	Yiu Ting Wong	1,2,3,4	24	Andi	
2036005	Yiver In a1	5,6t7LLLC	res	@16	3.com
2035381	Yixuan Huang	2,3,4,5	20	Andi	
1715797	Yixuan Wang	79/03 9	264/17	72ri	
2034777	Yiyang Lao	3,4,5,6	28	70ri Andi	
2035406	Yu Chen	7,1,2,3	20	Ori	
2037909	Yuang Plans	//tuto	res.	com	
1929062	Yuanhan Zhou	1,2,3,4	28	Ori	
1930219	Yuanzhen Liu	5,6,7,1	20	Andi	
2037981	Yuchen Chen	2,3,4,5	24	Ori	
2035048	Yuchen Lu	6,7,1,2	28	Andi	
2036456	Yuhang Liu	3,4,5,6	20	Ori	
2035998	Yuxi Wang	7,1,2,3	24	Andi	
1930004	Yuxin Ding	4,5,6,7	28	Ori	
2036027	Yuxing Sun	1,2,3,4	20	Andi	
2035108	Ze Geng	5,6,7,1	24	Ori	
2036116	Ze Zhang	2,3,4,5	28	Andi	
2037225	Zehui Zhang	6,7,1,2	20	Ori	
2033563	Zexi Peng	3,4,5,6	24	Andi	
1928031	Zhan Wang	7,1,2,3	28	Ori	
2033935	Zhangyan Heng	4,5,6,7	20	Andi	
2033684	Zhen Qiu	1,2,3,4	24	Ori	
1928961	Zhenbin Zhang	5,6,7,1	28	Andi	
2036460	Zhenhua Liu	2,3,4,5	20	Ori	

			1	1	1		
2037245	Zhenhua Mo	6,7,1,2	24	Andi			
2035542	Zhewen Zhang	3,4,5,6	28	Ori			_
2035306	Zhiji kong 7-1	大1,25个	20	Aidi S	编程	辅导	户
2036997	Zhike Yang	4,5,6,7	24	Ori			•
2035981	Zhiyana Zhao	1234	28	Andi			
2035385	Zhi		20	Ori			
2036468	Zhon Zhon		24	Andi			
1930302	Zhui	# * -	28	Ori			
1929138	Zhuc	lati	20	Andi			
2035605	Ziji	274 5	24	Ori			
2037685	Zijie Xu	4,5,6,7	28	Andi			
2033763	Zijin Jiang	1,2,3,4	20	Ori			
2035236	Ziqi Guo	13,0,7,1 C	5410	And			
2037436	Zirui Guo	2,3,4,5	28	Ori			
2036679	Ziyan Wenc 1 O	rimen	120 D 1	·Andie C	t Ex	am	Help
	1 10015		V -				V - P

Email: tutorcs@163.com

QQ: 749389476