

# MIPS Single-cycle Processor

## Assignment Outline

程序代写代做 CS编程辅导

This assignment is to test your understanding of the MIPS-Lite single-cycle processor design presented in the lectures.

A sample Verilog code is available at Appendix A. You will need to add an Instruction memory to the design with your assembly code. The procedure for process is given in the Appendix. Currently the memory of the instruction memory ROM is empty. You can write the machine code instructions into the memory locations of the initialisation file.



The assignment is to follow a series of steps which you should complete in order. To ensure that it is your own work that is being assessed, Appendix C shows the specific requirements for each student.

WeChat: cstutorcs

1. Write a programme to: [15 Marks]

Assignment Project Exam Help

a. Load the data stored in the X and Y locations of the data memory into the X and Y registers.

Email: tutores@163.com

b. Add the X and Y registers and store the result in the Z register.

QQ: 749389476

c. Store the data from the Z register into the Z memory location.

d. Load the data in the Z memory location into the T register.

https://tutorcs.com

2. Simulate your program to show the contents of the X, Y, and T registers. [10 Marks]

3. Modify the *program.mif* file to simulate the operation of the **BEQ** instruction. [10 Marks]

4. Modify the design of the processor so that the **Jump** (J) instruction is implemented. [15 Marks] Modify the *program.mif* file to simulate the operation of the **Jump** instruction. [10 Marks]

5. Modify the designs so that the additional instructions given in the column "Design 1" is correctly executed. [15 Marks]

6. Modify the *program.mif* file to simulate the operation of the additional instruction. [10 Marks]

7. Change the processor's data bus width from 32 to the one indicated in the table. Repeat the simulation of step 2 using your new processor. [15 Marks]

MIPS instructions' reference data is provided.

## Reports

Your report should include the following contents:

1. The MIPS code and how the corresponding machine code is decided.
2. Simulation waveforms for the PC, opcode, ALUResultOut, DReadData and relevant registers (X, Y, T) must be included. You should clearly indicate why the simulations show that the operation is correct.
2. Description of the modifications made to the Verilog code for implementing the Jump instruction. Highlight the changes made in the code.
3. Description of the modifications made to implement the additional instruction. Highlight the changes made in the code.
4. Description of the modifications made to change the data bus width.



WeChat: cstutorcs

## Submission Date

Assignment Project Exam Help

A single PDF file should be submitted to Learning Mall by **2pm on Friday 15th December 2023 (Week 13)**. This file should be named as "surname\_forename\_A2.pdf". The contents in each **submission must be consistent with the tasks assigned** to a specific student; otherwise a zero mark will be awarded. There is no demonstration lab session for this assignment.

Email: [tutorcs@163.com](mailto:tutorcs@163.com)

QQ: 749389476

<https://tutorcs.com>

## Appendix A

// MIPS single Cycle processor originally developed for simulation by Patterson and Hennesy  
// Modified for synthesis using the QuartusII package by Dr. S. Ami-Nejad. Feb. 2009

// Register File

module RegisterFile (Read1,Read2, Writereg,WriteData,RegWrite, Data1,  
Data2,clock,reset);

input [4:0] Read1; // the registers numbers to read or write  
input [31:0] WriteData; // data to write  
input RegWrite; // The write control  
input clock, reset; // The clock to trigger writes  
output [31:0] Data1, Data2; // the register values read;  
reg [31:0] RF[31:0]; // 32 registers each 32 bits long  
integer k;

// Read from registers independent of clock

assign Data1 = RF[Read1];

assign Data2 = RF[Read2];

// write the register with new value on the falling edge of the clock if RegWrite is high

always @(posedge clock or posedge reset)

if (reset) for (k=0; k<32; k=k+1) RF[k] <= 32'h00000000;

// Register 0 is a read only register with the content of 0

else if (RegWrite & (Writereg!=0)) RF[Writereg] <= WriteData;

endmodule

//ALU Control

module ALUControl (ALUOp, FuncCode, ALUCtl);

input [1:0] ALUOp;

input [5:0] FuncCode;

output [3:0] ALUCtl;

reg [3:0] ALUCtl;

always@( ALUOp, FuncCode)

begin

case (ALUOp)

2'b00: ALUCtl = 4'b0010;

2'b01: ALUCtl = 4'b0110;

2'b10: case (FuncCode)

6'b 100000: ALUCtl = 4'b 0010;

6'b 100010: ALUCtl = 4'b 0110;

6'b 100100: ALUCtl = 4'b 0000;

6'b 100101: ALUCtl = 4'b 0001;

6'b 101010: ALUCtl = 4'b 0111;

程序代写代做 CS编程辅导

WeChat: cstutores

Assignment Project Exam Help

Email: tutorcs@163.com

QQ: 749389476

https://tutorcs.com

```

        default:  ALUctl = 4'b xxxx;
    endcase

    default:  ALUctl = 4'b xxxx;
    endcase
end
endmodule

```

程序代写代做 CS编程辅导



```

//ALU
module MIPSALU (ALUctl, A, B, ALUOut, Zero);
    input  [3:0]  ALUctl;
    input  [31:0] A;
    input  [31:0] B;
    output [31:0] ALUOut;
    output Zero;
    reg      [31:0] ALUOut;

    assign Zero = (ALUOut==0); //Zero is true if ALUOut is 0
    always @(ALUctl, A, B) begin //reevaluate if these change
        case (ALUctl)
            0: ALUOut <= A & B;
            1: ALUOut <= A | B;
            2: ALUOut <= A + B;
            6: ALUOut <= A - B;
            7: ALUOut <= A < B ? 1:0;
            // ..... Add more ALU operations here
            default: ALUOut <= A;
        endcase
    end
endmodule

```

WeChat: cstutorcs

Assignment Project Exam Help

Email: tutorcs@163.com

QQ: 749389476

<https://tutorcs.com>

```

// Data Memory
module DataMemory(Address, DWriteData, MemRead, MemWrite, clock, reset, DReadData);
    input  [31:0] Address, DWriteData;
    input          MemRead, MemWrite, clock, reset;
    output [31:0] DReadData;
    reg      [31:0] DMem[7:0];

    assign DReadData = DMem[Address[2:0]];
    always @(posedge clock or posedge reset)begin
        if (reset) begin
            DMem[0]=32'h00000005;
            DMem[1]=32'h0000000A;
            DMem[2]=32'h00000055;
            DMem[3]=32'h000000AA;
            DMem[4]=32'h00005555;
            DMem[5]=32'h00008888;
            DMem[6]=32'h00550000;
            DMem[7]=32'h00004444;
        end else

```

```

        if (MemWrite) DMem[Address[2:0]] <= DWriteData;
    end
endmodule

```

## 程序代写代做 CS编程辅导

```

// Main Controller
module Control
(opcode, RegDst, Branch, MemRead, MemWrite, ALUSrc, RegWrite);

```



```

input  [5:0]  opcode;
output [1:0]  ALUOp;
output RegDst, Branch, MemRead, MemWrite, ALUSrc, RegWrite;
reg     [1:0]  ALUOp;
reg     RegDst, Branch, MemRead, MemWrite, ALUSrc, RegWrite;

```

```

parameter R_Format = 6'b000001, LW = 6'b010011, SW = 6'b101011, BEQ=6'b000100;
always @(opcode)begin
    case(opcode)
        R_Format: {RegDst, ALUSrc, MemtoReg, RegWrite, MemRead, MemWrite, Branch, ALUOp}=
9'b 100100010;
        LW:      {RegDst, ALUSrc, MemtoReg, RegWrite, MemRead, MemWrite, Branch, ALUOp}=
9'b 011110000;
        SW:      {RegDst, ALUSrc, MemtoReg, RegWrite, MemRead, MemWrite, Branch, ALUOp}=
9'b x1x001000;
        BEQ:     {RegDst, ALUSrc, MemtoReg, RegWrite, MemRead, MemWrite, Branch, ALUOp}=
9'b x0x000101;
        // .... Add more instructions here
        default: {RegDst, ALUSrc, MemtoReg, RegWrite, MemRead, MemWrite, Branch, ALUOp}=
9'b xxxxxxxxxx;
    endcase
end
endmodule

```

WeChat: cstutores

Assignment Project Exam Help

Email: [tutorcs@163.com](mailto:tutorcs@163.com)

QQ: 749389476

<https://tutorcs.com>

```

// Datapath
module DataPath(RegDst, Branch, MemRead, MemtoReg, ALUOp, MemWrite,
ALUSrc, RegWrite, clock, reset, opcode, /* RF1, RF2, RF3, */ ALUResultOut, DReadData);

input  RegDst, Branch, MemRead, MemtoReg, MemWrite, ALUSrc, RegWrite, clock, reset;
input  [1:0]  ALUOp;
output [5:0]  opcode;
output [31:0] /*RF1, RF2, RF3, */ ALUResultOut, DReadData;

reg     [31:0] PC, IMemory[0:31];
wire    [31:0] SignExtendOffset, PCOffset, PCValue, ALUResultOut,
IAddress, DAddress, IMemOut, DmemOut, DWriteData, Instruction,
RWriteData, DReadData, ALUAIN, ALUBin;

wire    [3:0] ALUctl;
wire     Zero;
wire     [4:0] WriteReg;

```

```
//Instruction fields, to improve code readability
```

```
wire [5:0] funct;
```

```
wire [4:0] rs, rt, rd, shamt;
```

```
wire [15:0] offset;
```

```
//Instantiate local
```

```
ALUControl alucontr (rs, rt, rd, shamt, ALUctl);
```

```
// Instantiate ALU
```

```
MIPSA LU ALU(ALUctl, ALUResultOut, Zero);
```

```
// Instantiate Register File
```

```
RegisterFile REG(rs, rt, WriteReg, RWriteData, RegWrite, ALUAin,
```

```
DWriteData, clock, reset);
```

```
// Instantiate Data Memory
```

```
DataMemory datamem(ALUResultOut, DWriteData, MemRead, MemWrite, clock, reset,  
DReadData);
```

```
// Instantiate Instruction Memory
```

```
IMemory IMemory_inst (
```

```
.address ( PC[6:2] ),
```

```
.q ( Instruction )
```

```
);
```

```
// Synthesize multiplexers
```

```
assign WriteReg = (RegDst) ? rt : rd;
```

```
assign ALUBin = (ALUSrc) ? SignExtendOffset : DWriteData;
```

```
assign PCValue = (Branch & Zero) ? PC+4+PCOffset : PC+4;
```

```
assign RWriteData = (MemtoReg) ? DReadData : ALUResultOut;
```

```
// Acquire the fields of the R_Format Instruction for clarity
```

```
assign {opcode, rs, rt, rd, shamt, funct} = Instruction;
```

```
// Acquire the immediate field of the I_Format instructions
```

```
assign offset = Instruction[15:0];
```

```
//sign-extend lower 16 bits
```

```
assign SignExtendOffset = { {16{offset[15]}} , offset[15:0]};
```

```
// Multiply by 4 the PC offset
```

```
assign PCOffset = SignExtendOffset << 2;
```

```
// Write the address of the next instruction into the program counter
```

```
always @(posedge clock ) begin
```

```
if (reset) PC<=32'h00000000; else
```

```
PC <= PCValue;
```

```
end
```

```
endmodule
```

```
module MIPS1CYCLE(clock, reset, opcode, ALUResultOut ,DReadData);
```

程序代写代做 CS编程辅导



WeChat: cstutorcs

Assignment Project Exam Help

Email: tutorcs@163.com

QQ: 749389476

https://tutorcs.com

```

input  clock, reset;
output [5:0]  opcode;
output [31:0] ALUResultOut ,DReadData; // For simulation purposes

wire [1:0] ALUOp;
wire [5:0] opcode;
wire [31:0] SignOut ,DReadData;
wire RegDst,Branch,MemRead,MemtoReg,ALUSrc,RegWrite;

// Instantiate
DataPath MIPSDFP(MemRead,MemtoReg,ALUOp,
MemWrite,ALUSrc,reset, opcode, ALUResultOut ,DReadData);

//Instantiate the combinational control unit
Control MIPSControl(
(opcode,RegDst,Branch,MemRead,MemtoReg,ALUOp,MemWrite,ALUSrc,RegWrite);
endmodule

```

程序代写代做 CS编程辅导



WeChat: cstutorcs

Assignment Project Exam Help

Email: [tutorcs@163.com](mailto:tutorcs@163.com)


QQ: 749389476

<https://tutorcs.com>

## Appendix B

### Inserting LPM ROM


Select MegaWizard Plug-In Manager from the tools menu and click on the Next button.



Email: [tutorcs@163.com](mailto:tutorcs@163.com)


Select the ROM: 1-PORT and give a name to the output file. This name should be the same as the one which has been used for Instruction memory instantiation in your Verilog code.

QQ: 749389476






Select the width and depth of the memory.




Deselect the input and output registers.



## 程序代写代做 CS编程辅导

Give a name to the memory initialisation file, e.g. Instructions.mif. You can use your name as the file name. In this case you should edit the Verilog module name in the provided code.



WeChat: cstutores

Assignment Project Exam Help

Email: [tutores@163.com](mailto:tutores@163.com)

QQ: 749389476

Deselect the creation of the optional files and click on Finish button.

<https://tutorcs.com>



<https://tutorcs.com>

Click on the New icon and select the Memory Initialization File.



# Appendix C: The tasks for each student

程序代写代做 CS编程辅导

ID	English Name	Memory Locations (T)	Data bus size	Design
2037696	A		24	Ori
2033767	Bair		28	Andi
2035143	Be		20	Ori
1927872	B		24	Andi
2033368	Boang Tian	5,6,7,1	28	Ori
2035925	Bolin Wang	2,3,4,5	20	Andi
2036029	Boran Zhu	5,7,1,2	24	Ori
2034136	Bowen Gu	3,4,5,6	28	Andi
2034115	Boy Lu	7,1,2,3	20	Ori
2036108	Chang Huan	4,5,6,7	24	Andi
2036604	Cheng Jin	1,2,3,4	28	Ori
2033958	Chengxiac Zhu	5,6,7,1	20	Andi
1612332	Chengyi Wei	2,3,4,5	24	Ori
1927607	Chenming Shen	6,7,1,2	28	Andi
2034718	Chentao Zhang	3,4,5,6	20	Ori
2035284	Chenxi Zhang	7,1,2,3	24	Andi
2034672	Chenxin Yu	4,5,6,7	28	Ori
2035936	Chenxu Wei	1,2,3,4	20	Andi
2036637	Chongxiang Zhang	5,6,7,1	24	Ori
2035660	Dexuan Li	2,3,4,5	28	Andi
2037672	Dongtian Bai	6,7,1,2	20	Ori
2037645	Fanbin Lin	3,4,5,6	24	Andi
2033893	Fanxiang Chu	7,1,2,3	28	Ori
2038630	Feng Zhu	4,5,6,7	20	Andi
1824823	Guorui Xu	1,2,3,4	24	Ori
2035624	Guoxuan Sun	5,6,7,1	28	Andi
1929623	Haiyang Li	2,3,4,5	20	Ori
2036584	Hanyu Shi	6,7,1,2	24	Andi
1822806	Hao Dong	3,4,5,6	28	Ori
1824879	Haohan Zhang	7,1,2,3	20	Andi
2033955	Haoliang Zhu	4,5,6,7	24	Ori
2035427	Haoran Zhang	1,2,3,4	28	Andi
2033385	Haotao You	5,6,7,1	20	Ori
2034762	Haoxun Shen	2,3,4,5	24	Andi

WeChat: cstutores

Assignment Project Exam Help

Email: tutores@163.com

QQ: 749389476

https://tutores.com

2036317	Haoyu Yang	6,7,1,2	28	Ori
2033854	Haozhong Zuo	3,4,5,6	20	Andi
1927818	Henry Li	7,1,2,3	24	Ori
1717106	Heyiyi Cheng	4,5,6,7	28	Andi
2145463	Hon Yu Andy Shing	1,2,3,4	20	Ori
2036585	Hu		24	Andi
2032344	Ivan Au		28	Ori
2032936	Janis Au		20	Andi
1612508	Jia		24	Ori
2035918	Jiahao Li	7,1,2,3	28	Andi
2034067	Jiaheng Zhang	4,5,6,7	20	Ori
2035086	Jiajie Huang	1,2,3,4	20	Andi
2033561	Jiakai Sun	5,6,7,1	28	Ori
1931380	Jiangchen Song	2,3,4,5	20	Andi
2035350	Jianzhi Yang	6,7,1,2	24	Ori
2036831	Jiarao Zhang	3,4,5,6	28	Andi
2034063	Jiaqi Ma	7,1,2,3	20	Ori
2033379	Jiawei Tan	4,5,6,7	24	Andi
2035919	Jifeng Li	1,2,3,4	28	Ori
2033390	Jijia Zhang	5,6,7,1	20	Andi
1824838	Jinghang Ma	2,3,4,5	24	Ori
1929268	Junjie Qiu	6,7,1,2	28	Andi
2036019	Junzhe Tan	3,4,5,6	20	Ori
1927808	Kai Zhu	7,1,2,3	24	Andi
1823120	Kaiwen Du	4,5,6,7	28	Ori
1822280	Leyu Wang	1,2,3,4	20	Andi
2036660	Likun Fan	5,6,7,1	24	Ori
2035649	Lingyu Li	2,3,4,5	28	Andi
2035398	Liwei Jin	6,7,1,2	20	Ori
2033369	Luchang Liu	3,4,5,6	24	Andi
2034264	Lulu Song	7,1,2,3	28	Ori
2036597	Machao Yang	4,5,6,7	20	Andi
2035625	Man Ni	1,2,3,4	24	Ori
2036524	Minghao Tang	5,6,7,1	28	Andi
1825229	Mingjie Dong	2,3,4,5	20	Ori
2035959	Mingqiao Du	6,7,1,2	24	Andi
2037104	Mingtian Tan	3,4,5,6	28	Ori
1822925	Mingze Zhang	7,1,2,3	20	Andi
2037244	Mutian Yuan	4,5,6,7	24	Ori

程序代写代做CS编程辅导



WeChat: cstutors

Assignment Project Exam Help

Email: tutors@163.com

QQ: 749389476

https://tutors.com



2035803	Peihao Huang	1,2,3,4	28	Andi
2037000	Qi An	5,6,7,1	20	Ori
2036940	Qi Cheng	2,3,4,5	24	Andi
2035451	Qian Cheng	6,7,1,2	28	Ori
2037287	Qianya Yang	3,4,5,6	20	Andi
2033881	Qihong		24	Ori
1929545	Qin		28	Andi
2034930	Qi		20	Ori
2036499	Qixi		24	Andi
2035344	Qua		28	Ori
2036476	Quanhua Zeng	6,7,1,2	20	Andi
2036774	Rui Li	3,4,5,6	24	Ori
2033922	Rui Wang	7,1,2,3	28	Andi
2035811	Rui Wu	4,5,6,7	20	Ori
2035982	Ruihong Liu	1,2,3,4	24	Andi
1825081	Ruixin Xu	5,6,7,1	28	Ori
2035507	Ruochen Qi	2,3,4,5	20	Andi
2032806	Sanjeev Tharayil Eagan	6,7,1,2	24	Ori
2036493	Shiqiang Wu	3,4,5,6	28	Andi
2033903	Shuang Jiang	7,1,2,3	20	Ori
2037372	Shuyuan Zhang	4,5,6,7	24	Andi
2033595	Sixuan Li	1,2,3,4	28	Ori
2034719	Siyuan He	5,6,7,1	20	Andi
1929804	Siyuan Jiang	2,3,4,5	24	Ori
2036766	Songhao Li	6,7,1,2	28	Andi
1927559	Sunghu Moon	3,4,5,6	20	Ori
2033506	Tiancheng Cui	7,1,2,3	24	Andi
2033758	Tianwen Shen	4,5,6,7	28	Ori
2037925	Tianxing Xu	1,2,3,4	20	Andi
2034632	Tianyu Zhao	5,6,7,1	24	Ori
1614022	Weijian Zhang	2,3,4,5	28	Andi
2036648	Weiqin Xu	6,7,1,2	20	Ori
2036999	Wensheng Sun	3,4,5,6	24	Andi
2037025	Wenyi Dong	7,1,2,3	28	Ori
2035430	Xiang Yao	4,5,6,7	20	Andi
1927812	Xiaoliang Su	1,2,3,4	24	Ori
2035533	Xiaoou Jiang	5,6,7,1	28	Andi
2034204	Xingyu Chen	2,3,4,5	20	Ori
2037248	Xingze Xu	6,7,1,2	24	Andi
2035090	Xinlei Shu	3,4,5,6	28	Ori

程序代写代做 CS编程辅导



WeChat: cstutores

Assignment Project Exam Help

Email: tutores@163.com

QQ: 749389476

https://tutores.com

2033772	Xiyin Xue	7,1,2,3	20	Andi
2034760	Yang Jin	4,5,6,7	24	Ori
2034129	Yang Yu	2,3,4,5	28	Andi
2033512	Yanhang Zhu	5,6,7,1	20	Ori
1930583	Yanzhai Li	2,3,4,5	24	Andi
2035335	Ya		28	Ori
2034171	Yac		20	Andi
2036659	Yel		24	Ori
2036641	Yi		28	Andi
2034010	Yih		20	Ori
2034189	Yilin Cao	5,6,7,1	24	Andi
2036145	Yilin Yang	2,3,4,5	28	Ori
1613819	Yiming Huang	6,7,1,2	20	Andi
2034898	Yiming Wang	3,4,5,6	24	Ori
1715729	Yingxi Xu	7,1,2,3	28	Andi
2037237	Yingyi Cheng	4,5,6,7	20	Ori
2145498	Yiu Ting Wong	1,2,3,4	24	Andi
2036005	Yiwen Liu	5,6,7,1	28	Ori
2035381	Yixuan Huang	2,3,4,5	20	Andi
1715797	Yixuan Wang	6,7,1,2	24	Ori
2034777	Yiyang Lao	3,4,5,6	28	Andi
2035406	Yu Chen	7,1,2,3	20	Ori
2037909	Yuang Qiao	4,5,6,7	24	Andi
1929062	Yuanhan Zhou	1,2,3,4	28	Ori
1930219	Yuanzhen Liu	5,6,7,1	20	Andi
2037981	Yuchen Chen	2,3,4,5	24	Ori
2035048	Yuchen Lu	6,7,1,2	28	Andi
2036456	Yuhang Liu	3,4,5,6	20	Ori
2035998	Yuxi Wang	7,1,2,3	24	Andi
1930004	Yuxin Ding	4,5,6,7	28	Ori
2036027	Yuxing Sun	1,2,3,4	20	Andi
2035108	Ze Geng	5,6,7,1	24	Ori
2036116	Ze Zhang	2,3,4,5	28	Andi
2037225	Zehui Zhang	6,7,1,2	20	Ori
2033563	Zexi Peng	3,4,5,6	24	Andi
1928031	Zhan Wang	7,1,2,3	28	Ori
2033935	Zhangyan Heng	4,5,6,7	20	Andi
2033684	Zhen Qiu	1,2,3,4	24	Ori
1928961	Zhenbin Zhang	5,6,7,1	28	Andi
2036460	Zhenhua Liu	2,3,4,5	20	Ori

程序代写代做CS编程辅导



WeChat: cstutores

Assignment Project Exam Help

Email: tutores@163.com

QQ: 749389476

https://tutores.com



2037245	Zenhua Mo	6,7,1,2	24	Andi
2035542	Zhewen Zhang	3,4,5,6	28	Ori
2035306	Zhijie Kong	7,1,2,5	20	Andi
2036997	Zhike Yang	4,5,6,7	24	Ori
2035981	Zhiyong Zhao	1,2,3,4	28	Andi
2035385	Zhiyi		20	Ori
2036468	Zhong		24	Andi
1930302	Zhuang		28	Ori
1929138	Zhucun		20	Andi
2035605	Ziji		24	Ori
2037685	Zijie Xu	4,5,6,7	28	Andi
2033763	Zijin Jiang	1,2,3,4	20	Ori
2035236	Ziqi Guo	5,6,7,1	24	Andi
2037436	Zirui Guo	2,3,4,5	28	Ori
2036679	Ziyan Wen	6,7,1,2	20	Andi

程序代写代做CS编程辅导



WeChat: cstutorcs

Assignment Project Exam Help

Email: tutorcs@163.com

QQ: 749389476

<https://tutorcs.com>