程序代写代做 CS编程辅导 Computer Architecture and Low Level **读**¦gramming

Kelefouras

Email: v.kelefouras@plymouth.ac.uk Assignment Project Exam Help Website:

https://wwwEmailntworth@lb3.kostaff/vasilios


QQ: 749389476ras

Instruction Pipeline 程序代写代做 CS编程辅导

- So far we have used the lang sequence: fetch instruction, decode instruction, execute instruction.
 - □ Notice that each ex**□ 13.23.25** p uses a different functional unit
 - But the units are idle most of the time cstutores
 - That's a lot of hardware sitting around doing nothing
- □ We shouldn't have to Wait for an entire instruction to complete before we can re-use the function; units orcs@163.com
 - Pipelining solves the above inefficiency
- Pipelining is a general technique applied in our everyday life, not just to computers, e.g., restaukants://tutorcs.com

Instruction Pipeline — an analogy to laundry 程序代写代做 CS编程辅导

- Assume we have got
 - One washer (takes | 1.3)
 - □ One Drier (takes 1 ho



- Something/someone to store the clothes (takes 1 hour)
 Assignment Project Exam Help
- So, it takes 4 hours to washidry, tore and side alload of laundry

QQ: 749389476

https://tutorcs.com

Instruction Pipeline — an analogy to laundry (1) 程序代写代做 CS编程辅导

📆 aundry – we have to wait for 16 hours Assume we have got 4 Time in hours hat: cstutorcs Assignment Project Exam Help Email: tutorcs@163.com QQ: 749389476

https://tutorcs.com

Instruction Pipeline — an analogy to laundry (2) 程序代写代做 CS编程辅导

But, if we use pipelining: **APPLI**e, we need to wait just for 7 hours Time in hours WeChard timestate After the washer has washed the 1st laundry, it starts washing the 2nd Assignment Project Exam Help nail: tutorcs@163.com 49389476

https://tutorcs.com 4th time slot. The washer washes the 4th load, the drier dries the 3th load, the folder folds the 2nd load and the man stores the 1st load

Assignment Project Exam Help

filling full emptying: tutorcs@163.com

- □ The **latency** of a single load remains 4 hours
- But throughput is increased the number of loads completed per unit of time
 - Finish the execution of of the saft of the
- The time to fill and drain the pipeline reduces throughput, but it happens only at the beginning and at the end, respectively
 - Consider 1000 laundries
- The maximum speedup equals to the number of pipeline stages

Instruction Pipeline — back to computers (1) 程序代写代做 CS编程辅导

ime in **CPU clock cycles**

- Now, the time in hours
- Different processors har been number of pipeline stages
 - Many designs include pipelines as long as 7, 10 and even 20 stages
- The instructions are divided into smaller ones which are performed by different processor units signment Project Exam Help
- Each pipeline stage needs one CPU cyle
- Email: tutorcs@163.com

 Pipeline increases throughput, but increases latency due to the added overhead of the pipelining process itself (explain next)
- As the pipeline is made "deeper" (with a greater number of steps), a
 https://tutorcs.com
 given step can be implemented with simpler circuitry, which may let the
 processor clock run faster

Instruction Pipeline — back to computers (2) 程序代写代做 CS编程辅导

- Pipelining increases the substitution throughput the number of instructions completed period in the number of instructions completed in t
 - it does not reduce the time of an individual instruction
 - In fact, it usually slightly increases the execution time of each instruction due to overhead in the pipeline controls.
 - Pipeline overhead arises because extra hardware is needed (registers)
 which introduce a delay for several reasons, e.g., clock skew
 - Clock skew is phantmenton in which the clock signal arrives at different components at different times

clock skew

The increase in instruction throughput means that a program runs faster and has lower total execution time https://tutorcs.com

Instruction Pipeline - Performance Issues (1) 程序代写代做 CS编程辅导

Consider a **non-pipelined** race 60 ns, 60 ns, and 50 nse



1. Find the instruction late

2. How much time does it take to execute 100 instructions? WeChat: cstutorcs

Instruction latency = 50+50A60igonneat Project Exam Help

Time to execute 100 instructions = 100*270 = 27000 ns Email: tutorcs@163.com

QQ: 749389476

https://tutorcs.com

Instruction Pipeline - Performance Issues (2) 程序代写代做 CS编程辅导

Suppose we introduce pipc

Assume that when introducing each execution stage



the clock skew adds 5ns of overhead to

- What is the instruction latency on the pipelined machine? WeChat: cstutores
- 2. How much time does it take to execute 100 instructions?

Assignment Project Exam Help

The length of the pipe stages must all be the same i.e., the speed of the slowest stage plus the overhead tutorcs@163.com

The length of pipelined stage f mp4 f unpipelined stages) + overhead = 60 + 5 = 65 ns

Instruction latency = 65 ns https://tutorcs.com

Time to execute 100 instructions = 65*5*1 + 65*1*99 = 325 + 6435 = 6760 ns

Speedup for 100 instructions = $27000 / 6760 = 3.994 \approx 4$ (average instruction time without pipelining to the average instruction time with pipelining)

The classic five stage RISC pipeline 程序代写代做 CS编程辅导

1. Instruction Fetch:

2. Instruction Decode: identity the instruction and its operands

WeChat: cstutorcs

3. Execute: execute an arithmetical instruction or compute the address of a load/store

Assignment Project Exam Help

Email: tutorcs@163.com

4. Memory: load or store fram to memory

https://tutorcs.com **5. Write Back**: Store the result in the destination register

Note, not all instructions need all five steps

The classic five stage RISC pipeline 程序代写代版 CS编程辅导


Instruction Fetch (IF):

- The instruction is read fr
- □ The PC shows the addres I have instruction

WeChat: cstutorcs

- The instruction is loaded from L1 instruction cache (1 cycle)
 Assignment Project Exam Help
 - But the next instruction is not always in the instruction cache Email: tutorcs@163.com
- The instruction is stored intothe house instruction is stored intothe house instruction is stored intothe house instruction.

https://tutorcs.com



Main memory

The classic five stage RISC pipeline 程序代写代版 CS编程辅导

Instruction Decode (ID)

- The processor reads the Register (IR) and identifies the instruction
- □ Reads any operands re ♣ ♣ ♣ ★ the register file
- The CPU generates the control signals. Cstutorcs
- The instruction decode phase will calculate the next PC and will send it back to the IF phase so that the Applications Phiopostruction of the IA phical mont

Email: tutorcs@163.com

Execute:

- These calculations are all done by the ALU https://tutorcs.com
- The arithmetical instructions are executed at this stage
- For load/store instructions, the address calculation is made

The classic five stage RISC pipeline 程序代写代版 CS编程辅导

Memory:

- The Memory Access stages any memory access required by the (
- So, for loads, it would load an operand from L1 data weChat: cstutorcs
- For stores, it would store an opening intermediate the person of the
- For all other instructions, it would do nothing
- Note that the data are not always in LT data cache

memory

register file

QQ: 749389476

https://tutorcs.com

Write Back:

For instructions that have a result (a destination register), the Write Back writes this result back to the

Cathe L1 instruction cache

Main memory

L2 unified cache

CPU

The classic five stage RISC pipeline 程序代写代做 CS编程辅导

However, not all the ins.

heed five stages

Instruction	Steps required
Arithmetic We Chat:	cstuterte ex nop wb
Load Assignme	ent Płojectex Mary eys
_	orcs@163.com
Branch	IF ID EX NOP NOP
QQ: 7493	89476


https://tutorcs.com

Pipeline Terminology (1) 程序代写代做 CS编程辅导

				ck Cycle				
	1	2	Tuber cs	5	6	7	8	9
Instruction 1	IF	ID		WB				
Instruction2		IF	ID EX	MEM	WB			
Instruction3			WeChat; cs	stutorcs	MEM	WB		
Instruction4			Assignhen	t Phoject	Exam	HEM	WB	
Instruction5				IF	ID	EX	MEM	WB
			Email: tuto	rcs@163	3.com			

- A pipeline diagram shows the 4900 for a series of instructions
 - The instruction sequence is shown vertically, from top to bottom https://tutorcs.com
 Clock cycles are shown horizontally, from left to right
- The pipeline depth is the number of stages in this case, five

Pipeline Terminology (2) 程序代写代做 CS编程辅导



- In the first four cycles here, the pipeline is filling, since there are unused functional units https://tutorcs.com
- In cycle 5, the pipeline is full. Five instructions are being executed simultaneously,
 so all hardware units are in use.
- In cycles 6-9, the pipeline is emptying

Instruction Pipeline - Wrap Up程序代写代做 CS编程辅导

- Pipelining offers significant speeduptorcs
 - In the best case, one instruction finishes on every cycle, and the speedup is equal Assignment Project Exam Help

Email: tutorcs@163.com

- The pipeline datapath is much like the single-cycle one, but with added pipeline registers: 749389476
 - Each stage needshippowyttpungtionabynits

Instruction Pipeline - Hazards 程序代写代做 CS编程辅导

Limits to pipelining: Haze instruction from executing during its designated clock cylindrical instruction from executing during

- 1. Structural haza annot support the usage of a function unit to 2 instructions at the same time
- 2. <u>Data hazards</u>: Mstruction chapteness on result of prior instruction still in the pipeline
- 3. Control hazards: Signment Project Exam Help instructions introduce the problem that the destination of the branch is unknown

QQ: 749389476

- Common solution is to <u>stall</u> the pipeline until the hazard is resolved, inserting one or moteral the pipeline

Instruction Pipeline – Data Hazards (1)

程序代写代做 CS编程辅导

- ↑ number of data dep

- TARGET: Reduce Pipelid: as far as possible
- Typical 5 Pipeline Stages of an integer Al-Us

Assignment Project Exam Help | IF | ID | EX | MEM | WB | Email: tutorcs@163.com

- QQ: 749389476
 Floating Point ALU, consists of more pipeline stages (more EX stages)
- When an instruction nebton the testing and the instruction, data hazards occur (RAW, WAR, WAW) => pipeline stalls

21

Instruction Pipeline – Data Hazards (2)

程序代写代做 CS编程辅导

Example: add R1,R2,R3 sub R5,R3,R1



Let us try to pipeline these two instructions.

Sub instruction, needs the value of het is test to the will be available after the WB stage.

..and three stalls occur

■ **SOLUTION**: Pipeline Forwarding (or bypassing)

22

Instruction Pipeline – Data Hazards (3)

程序代写代做 CS编程辅导

Example: add R1,R2,R3 sub R5,R3,R1





https://tutorcs.com

The results of R1 is ready after the EX stage, so it is forwarded

Instruction Pipeline – Data Hazards (4)

程序代写代做 CS编程辅导

Let us now, consider anoth



🛃, where bypassing is applied

- Id R1, 0x12FF
- add R3,R4,R1

WeChat: cstutorcs



QQ: 749389476

- Calculation of the address is taking place in the EX stage
- At the next stage, datum read from whether was a stage of the next instruction
- The first stall cycle is inevitable
- You can find more in https://www.youtube.com/watch?v=EW9vtuthFJY

Think Pair Share How many stall cycles occur to the following codes

程序代写代做 CS编程辅导

	Z L
7	-

11: load r1,a

12: load r2,b

r3=r1+r213:

load r4,c 14:

15: r5=r3-r4

16: r6=r3*r5

17: st d,r6



Hade pipeline stalls occurs twice. The first one due liate read of r2 (i3) after it is loaded form i2), and similarly between i5 and i4.

In total, 4 CPU cycles are wasted WeChat: cstutorcs

Assignment Project Exam Help

Solution: Reorder instructions as follows Email: tutorcs@163.com

QQ: 749389476

11: load r1,a

load r2.b

load r4,c -> hiding the latency from i2 to i3.. 14:

13: r3=r1+r2

12:

15: r5=r3-r4

16: r6=r3*r5

17: st d,r6 In this code, no stalls occur, since none of the load instructions

is immediately followed by a dependent (arithmetic)

instruction

Control Hazards 程序代写代做 CS编程辅导

A control hazard is whe can't fetch any new instruct.



I to find the destination of a branch, and I we know that destination

beq r1,r3, L1 and r2,r3,r5 or r6,r1,r7

add r8,r1,r9

L1: xor r10,r1,r11

WeChat: cstutorcs

Assignment Project Exam Poly at that cycle the CPU knows which is the next instruction.

NOP NOP tutores@163.com

QQ: 749389476

Solutions:

- ✓ Branch Prediction: The outcome and target of conditional branches are predicted using some heuristic
 - Branch predictors play a critical role in modern CPUs

Control Hazards 程序代写代做 CS编程辅导

- Without branch prediction rocessor would have to wait until the conditional jump instruction can enter the felicipation the pipeline
- The branch predictor attempts to avoid this waste of time by trying to guess whether the conditional jump is most likely to be taken or not taken
- The branch that is guessed gramment le coject likelyn i Hellen fetched and speculatively executed
- Email: tutorcs@163.com

 If it is later detected that the guess was wrong then the speculatively executed or partially executed property of the property of the

Avoid writing code with if conditions