

# David Le Chan

Los Altos, CA | [davidlechan@gmail.com](mailto:davidlechan@gmail.com) | (650) 383-8954

[linkedin.com/in/david-le-chan](https://linkedin.com/in/david-le-chan) | [github.com/code49](https://github.com/code49)

## Education

<b>M.S. in Electrical and Computer Engineering (ECE)</b> <u>Carnegie Mellon University (CMU)</u>   Pittsburgh, PA	Expected May 2027
- Digital Integrated Circuit Design (SRAMs), Innovation Strategy and Management	
<b>B.S. in Electrical and Computer Engineering (ECE)</b> <u>Carnegie Mellon University (CMU)</u>   Pittsburgh, PA	Expected May 2026
- GPA: 3.8/4.0; 5x <i>College of Engineering Dean's List Recipient</i>	
- Digital IC Tapeout, Computer Architecture, Digital Design Verification, Microelectronic Circuits, Machine Learning, Computer Systems, Signal Analysis, Linear Algebra, Multivariable Calculus, Statistics	

## Work Experience

<b>FPGA &amp; Electrical Engineering Intern</b> <u>KLA Corporation, BBP Division</u>   Milpitas, CA	May 2025 - August 2025
- Upgraded FPGA firmware for high-speed lossless image compression on KLA's flagship wafer inspection tool line	
- Implemented subsystems via Verilog and Vivado IP Integrator, verifying functionality through Questa simulation	
- Deployed designs on PCIe-based Alveo accelerator cards, performing place-and-route optimization and hardware-level validation to quantify performance and ensure reliability	
<b>Undergraduate Research Assistant</b> <u>IO Harness Project, CMU ECE</u>   Pittsburgh, PA	May 2024 - Present
- Designing a standardized harness to reduce infrastructure redevelopment work for IC tapeouts; first prototype fabricated on TSMC 180 nm under active testing	
- Architecting system features and writing SystemVerilog RTL for I2C, UART, and SPI communication blocks	
<b>Power Electronics &amp; Programming Intern</b> <u>Tau Motors</u>   Redwood City, CA	June 2022 - January 2024
- Prototyped power circuits for wound-field electric motors, including PCB layout, assembly, and bench testing	
- Developed custom Python-based inventory management software and systems to accelerate hardware iterations	

## Leadership and Projects

<b>Head Teaching Assistant (TA), Introduction to ECE (18-100)</b>	January 2025 - Present
- Leading a 40 TA team to foster an emotionally-safe environment where 180 first-year students can explore ECE, form lasting friendships, and develop strong engineering habits	
- Continuously redesigning lab curriculum, such as the AM Radio lab with PCB and soldering components, to give students hands-on experience with real hardware assembly and industry design workflows	
- Establishing automated Python scripts and feedback systems to streamline course operations, reducing administrative overhead and empowering TAs to focus on mentorship and teaching quality	
<b>One-Instruction Flappy Bird</b> ( <a href="https://github.com/jobitaki/JustOneFlappyBird">github.com/jobitaki/JustOneFlappyBird</a> )	January 2025
- Collaborated with a team to design a one-instruction (SUBLEQ) CPU to play the video game Flappy Bird	
- Implemented memory-mapped IO and VGA graphics features in SystemVerilog to target a Spartan7 FPGA	

## Skills

- SystemVerilog, VCS/Questa, Quartus/Vivado, TCL, Cadence (Virtuoso/Genus/Innovus), KiCAD/Fusion360
- Python (NumPy, Pandas, Scikit), Git, Bash, C/C++, MATLAB