Boolean Logic

Usage and Copyright Notice:

Copyright 2005 © Noam Nisan and Shimon Schocken

This presentation contains lecture materials that accompany the textbook "The Elements of Computing Systems" by Noam Nisan & Shimon Schocken, MIT Press, 2005.

We provide both PPT and PDF versions.

The book web site, www.idc.ac.il/tecs, features 13 such presentations, one for each book chapter. Each presentation is designed to support about 3 hours of classroom or self-study instruction.

You are welcome to use or edit this presentation as you see fit for instructional and non-commercial purposes.

If you use our materials, we will appreciate it if you will include in them a reference to the book's web site.

If you have any questions or comments, you can reach us at tecs.ta@gmail.com

Boolean algebra

Some elementary Boolean operators:

- Not(x)
- \blacksquare And(x,y)
- Or(x,y)
- \blacksquare Nand(x,y)

x	Not(x)
0	1
1	0
	ı

x	У	And(x,y)
0	0	0
0	1	0
1	0	0
1	1	1
		l

x	Y	Or(x,y)
0	0	0
0	1	1
1	0	1
1	1	1

_:	x	y	Nand(x,y)
	0	0	1
	0	1	1
	1	0	1
	1	1	0

Boolean functions:

x	y	z	$\int f(x,$	$y,z) = (x+y)\overline{z}$
0	0	0	0	
0	0	1	0	■ Function
0	1	0	1	truth to
0	1	1	0	n din ic
1	0	0	1	Importa
1	0	1	0	can be e
1	1	0	1	
1	1	1	0	

- Functional expression VS truth table expression
- Important result: Every Boolean function can be expressed using And, Or, Not.

All Boolean functions of 2 variables


Function	x	0	0	1	1
runction	y	0	1	0	1
Constant 0	0	0	0	0	0
And	$x \cdot y$	0	0	0	1
x And Not y	$x \cdot \overline{y}$	0	0	1	0
x	x	0	0	1	1
Not x And y	$\overline{x} \cdot y$	0	1	0	0
y	y	0	1	0	1
Xor	$x \cdot \overline{y} + \overline{x} \cdot y$	0	1	1	0
Or	x + y	0	1	1	1
Nor	$\overline{x+y}$	1	0	0	0
Equivalence	$x \cdot y + \overline{x} \cdot \overline{y}$	1	0	0	1
Not y	\overline{y}	1	0	1	0
If y then x	$x + \overline{y}$	1	0	1	1
Not x	\overline{x}	1	1	0	0
If x then y	$\overline{x} + y$	1	1	0	1
Nand	$\overline{x \cdot y}$	1	1	1	0
Constant 1	1	1	1	1	1

Boolean algebra

Given: Nand(a,b), false

We can build:


- Not(a) = Nand(a,a)
- true = Not(false)
- And(a,b) = Not(Nand(a,b))
- Or(a,b) = Not(And(Not(a),Not(b)))
- Xor(a,b) = Or(And(a,Not(b)),And(Not(a),b)))
- Etc.





George Boole, 1815-1864 ("A Calculus of Logic")

Gate logic

- Gate logic a gate architecture designed to implement a Boolean function
- Elementary gates:








Composite gates:

Gate interface

a b And out

If a=b=c=1 then out=1 else out=0


Gate implementation



Important distinction: Interface (what) VS implementation (how).

Gate logic

Interface




а	b	out
0	0	0
0	1	1
1	0	1
1	1	0



Claude Shannon, 1916-2001


("Symbolic Analysis of Relay and Switching Circuits")

Implementation



Xor(a,b) = Or(And(a,Not(b)),And(Not(a),b)))

Circuit implementations



From a computer science perspective, physical realizations of logic gates are irrelevant.

Project 1: elementary logic gates

Given: Nand(a,b), false

Build:

- Not(a) = ...
- true = ...
- \blacksquare And(a,b) = ...
- \blacksquare Or(a,b) = ...
- Mux(a,b,sel) = ...
- Etc. 12 gates altogether.


_	a	b	Nand(a,b)
	0	0	1
	0	1	1
	1	0	1
	1	1	0

Why these particular 12 gates? Since ...

- They are commonly used gates
- They provide all the basic building blocks needed to build our computer.

Multiplexer

а	b	sel	out
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	1



sel	out
0	а
1	b

■ <u>Proposed Implementation:</u> based on Not, And, Or gates.

Example: Building an And gate



And.cmp

a	b	out	
0	0	0	
0	1	0	
1	0	0	
1	1	1	

Contract:


When running your .hdl on our .tst, your .out should be the same as our .cmp.

And.hdl


```
CHIP And
{ IN a, b;
OUT out;
// implementation missing
}
```

And.tst

```
load And.hdl,
output-file And.out,
compare-to And.cmp,
output-list a b out;
set a 0,set b 0,eval,output;
set a 0,set b 1,eval,output;
set a 1,set b 0,eval,output;
set a 1, set b 1, eval, output;
```




```
CHIP And
{ IN a, b;
OUT out;
// implementation missing
}
```




```
CHIP And
{    IN a, b;
    OUT out;
    // implementation missing
}
```

Building an And gate




```
CHIP And
{ IN a, b;
OUT out;
// implementation missing
}
```


Building an And gate




Hardware simulator (demonstrating Xor gate construction)




Hardware simulator



Hardware simulator




Project materials



will gradually build on top of them.

Resources: The only tool that you need for this project is the hardware simulator supplied with the book. All the chips should be implemented in the HDL language specified in Appendix A. For every one of the chips mentioned in Chapter 1, we provide a skeletal . hd1 program (text file) with a missing implementation part. In addition, for each chip we provide a .tst script file that tells the hardware simulator how to test it, along with the correct output file that this script should generate, called .cmp or "compare file". Your job is to complete the missing implementation parts of all the supplied .hdl programs.

Contract: When loaded into the Hardware Simulator, your chip design (modified . hall program), tested on the supplied .tst file, should produce the outputs listed in the supplied .cmp file. If that is not the case, the simulator will let you know.



Project 1 tips

- Read Chapter 1 of the book
- Download the book's software suite
- Go through the hardware simulator tutorial
- Do Project O (optional)
- You're in business.

End notes: Canonical representation

Truth table of the function


$$s(a, m, w) = \overline{a} \cdot (m + w)$$

а	m	w	minterm	suspect(a,m,w)= not(a) and (m or w)
0	0	0	$m_0 = \overline{a} \overline{m} \overline{w}$	0
0	0	1	$m_1 = \overline{a} \overline{m} w$	1
0	1	0	$m_2 = \overline{a}m\overline{w}$	1
0	1	1	$m_3 = \overline{a}mw$	1
1	0	0	$m_4 = a \overline{m} \overline{w}$	0
1	0	1	$m_5 = a\overline{m}w$	0
1	1	0	$m_6 = am\overline{w}$	0
1	1	1	$m_7 = a m w$	0


Canonical form: $s(a, m, w) = \overline{a} \overline{m} w + \overline{a} m \overline{w} + \overline{a} m w$

End notes: Canonical representation (cont.)


$$s(a, m, w) = \overline{a} \cdot (m + w)$$



$$s(a, m, w) = \overline{a} \overline{m} w + \overline{a} m \overline{w} + \overline{a} m w$$



End notes: Programmable Logic Device for 3-way functions




PLD implementation of $f(a,b,c) = a \overline{b} c + \overline{a} b \overline{c}$

(the on/off states of the fuses determine which gates participate in the computation)

Perspective

- Each Boolean function has a canonical representation
- The canonical representation is expressed in terms of And, Not, Or
- And, Not, Or can be expressed in terms of Nand alone
- Ergo, every Boolean function can be realized by a standard PLD consisting of Nand gates only
- Mass production
- Universal building blocks, unique topology
- Gates, neurons, atoms, ...



End note: universal building blocks, unique topology

