

April 1988 Revised October 2000

74F540 • 74F541 Octal Buffer/Line Driver with 3-STATE Outputs

General Description

The 74F540 and 74F541 are similar in function to the 74F240 and 74F244 respectively, except that the inputs and outputs are on opposite sides of the package (see Connection Diagrams). This pinout arrangement makes these devices especially useful as output ports for microprocessors, allowing ease of layout and greater PC board density.

Features

- 3-STATE outputs drive bus lines
- Inputs and outputs opposite side of package, allowing easier interface to microprocessors


Ordering Code:

Order Number	Package Number	Package Description		
74F540SC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide		
74F540SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide		
74F540PC	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide		
74F541SC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide		
74F541SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide		
74F541PC	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide		


Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.


Logic Symbols

IEEE/IEC 74F540



Connection Diagrams





Unit Loading/Fan Out

Pin Names	Description	U.L.	Input I _{IH} /I _{IL}	
	Description	HIGH/LOW	Output I _{OH} /I _{OL}	
$\overline{OE}_1,\overline{OE}_2$	3-STATE Output Enable Input (Active LOW)	1.0/1.0	20 μA/–0.6 mA	
In	Inputs	1.0/1.0	20 μA/–0.6 mA	
O_n, \overline{O}_n	Outputs	600/106.6 (80)	-12 mA/64 mA (48 mA)	

Truth Table

Inputs			Outputs		
ŌE ₁	OE ₂	I	74F540	74F541	
L	L	Н	L	Н	
Н	X	X	Z	Z	
X	Н	X	Z	Z	
L	L	L	н	L	

H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial
Z = High Impedance

Absolute Maximum Ratings(Note 1)

-65°C to +150°C Storage Temperature Ambient Temperature under Bias -55°C to +125°C

Junction Temperature under Bias -55°C to +150°C

V_{CC} Pin Potential to Ground Pin -0.5V to +7.0VInput Voltage (Note 2) -0.5V to +7.0VInput Current (Note 2) -30 mA to +5.0 mA

Voltage Applied to Output

in HIGH State (with $V_{CC} = 0V$)

Standard Output -0.5V to V_{CC} 3-STATE Output -0.5V to +5.5V

Current Applied to Output

in LOW State (Max) twice the rated I_{OL} (mA)

Recommended Operating Conditions

Free Air Ambient Temperature 0°C to +70°C Supply Voltage +4.5V to +5.5V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Symbol	Paramete	er	Min	Тур	Max	Units	v _{cc}	Conditions
V _{IH}	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signal
V _{IL}	Input LOW Voltage				0.8	V		Recognized as a LOW Signal
V _{CD}	Input Clamp Diode Voltage				-1.2	V	Min	I _{IN} = -18 mA
V _{OH}	Output HIGH	10% V _{CC}	2.4					$I_{OH} = -3 \text{ mA}$
	Voltage	10% V _{CC}	2.0			V	Min	$I_{OH} = -15 \text{ mA}$
		5% V _{CC}	2.7					$I_{OH} = -3 \text{ mA}$
V _{OL}	Output LOW Voltage	10% V _{CC}			0.55	V	Min	I _{OL} = 64 mA
I _{IH}	Input HIGH				5.0	μА	Max	V _{IN} = 2.7V
	Current				5.0	μΛ	μA IVIAX	V _{IN} = 2.7 V
I _{BVI}	Input HIGH Current				7.0	μА	Max	V _{IN} = 7.0V
	Breakdown Test				7.0	μΛ		
I _{CEX}	Output HIGH				50	^	Max	V V
	Leakage Current	rent			50	μА	IVIAX	$V_{OUT} = V_{CC}$
V _{ID}	Input Leakage		4.75			V	0.0	$I_{ID} = 1.9 \mu A$
	Test				V	All Other Pins Grounded		
I _{OD}	Output Leakage Circuit Current			3.75	μА	0.0	V _{IOD} = 150 mV	
					3.73	μΑ	0.0	All Other Pins Grounded
I _{IL}	Input LOW Current				-0.6	mA	Max	V _{IN} = 0.5V
l _{OZH}	Output Leakage Current				50	μΑ	Max	V _{OUT} = 2.7V
I _{OZL}	Output Leakage Current				-50	μΑ	Max	V _{OUT} = 0.5V
los	Output Short-Circuit Current		-100		-225	mA	Max	V _{OUT} = 0V
I _{ZZ}	Bus Drainage Test				500	μΑ	0.0V	V _{OUT} = 5.25V
I _{CCH}	Power Supply Current (74F540)			11	20	mA	Max	V _O = HIGH
I _{CCL}	Power Supply Current (74F540)			53	75	mA	Max	$V_O = LOW$
I _{CCZ}	Power Supply Current (74F540)			31	45	mA	Max	V _O = HIGH Z
I _{CCH}	Power Supply Current (74F541)			26	35	mA	Max	V _O = HIGH
I _{CCL}	Power Supply Current (74F541)			55	75	mA	Max	$V_0 = LOW$
I _{CCZ}	Power Supply Current (74F541)			31	55	mA	Max	V _O = HIGH Z

 t_{PHZ}

 t_{PLZ}

Output Disable Time (74F541)

AC Electrical Characteristics T_A = -55°C to +125°C T_A = 0°C to +70°C $\textbf{T}_{\textbf{A}} = +25^{\circ}\textbf{C}$ $\textbf{V}_{\textbf{CC}} = +\textbf{5.0V}$ $\textbf{V}_{\textbf{CC}} = +\textbf{5.0V}$ $\textbf{V}_{\textbf{CC}} = +\textbf{5.0V}$ Symbol Units Parameter **C**_L = 50 pF C_L = 50 pF $C_L = 50 \text{ pF}$ Min Тур Max Min Max Min Max Propagation Delay 1.5 3.0 5.0 1.0 6.0 1.0 5.5 t_{PLH} ns Data to Output (74F540) 1.0 2.0 1.0 1.0 4.0 4.0 4.5 t_{PHL} Output Enable Time (74F540) 2.5 4.9 8.0 2.5 2.5 8.5 t_{PZH} 3.5 3.5 t_{PZL} ns Output Disable Time (74F540) 1.5 3.4 6.0 1.5 7.0 1.5 6.5 t_{PHZ} 2.5 5.5 1.0 7.5 1.0 6.0 1.0 t_{PLZ} t_{PLH} Propagation Delay 1.5 3.3 5.5 1.5 6.0 ns Data to Output (74F541) 1.5 2.7 5.5 1.5 6.0 t_{PHL} Output Enable Time (74F541) t_{PZH} 3.0 5.8 8.0 2.5 9.5 3.0 t_{PZL} 3.5 6.1 8.5 9.5 ns

3.4

2.9

1.5

1.5

6.0


5.5

1.5


1.5


6.5

6.0



20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide Package Number M20B





20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N20A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com