

April 2000 Revised February 2005

# NC7WZ00

# TinyLogic® UHS Dual 2-Input NAND Gate

#### **General Description**

The NC7WZ00 is a dual 2-Input NAND Gate from Fairchild's Ultra High Speed Series of TinyLogic®. The device is fabricated with advanced CMOS technology to achieve ultra high speed with high output drive while maintaining low static power dissipation over a broad  $V_{CC}$  operating range. The device is specified to operate over the 1.65V to 5.5V  $V_{CC}$  operating range. The inputs and output are high impedance when  $V_{CC}$  is 0V. Inputs tolerate voltages up to 7V independent of  $V_{CC}$  operating voltage.

#### **Features**

- Space saving US8 surface mount package
- MicroPak™ Pb-Free leadless package
- Ultra High Speed; t<sub>PD</sub> 2.4 ns typ into 50 pF at 5V V<sub>CC</sub>
- High Output Drive; ±24 mA at 3V V<sub>CC</sub>
- Broad V<sub>CC</sub> Operating Range; 1.65V–5.5V
- $\blacksquare$  Matches the performance of LCX when operated at 3.3V  $V_{CC}$
- Power down high impedance inputs/output
- Overvoltage tolerant inputs facilitate 5V to 3V translation
- Patented noise/EMI reduction circuitry implemented

# **Ordering Code:**


		Product		
Order	Package	Code	Package Description	Supplied As
Number	Number	Top Mark		
NC7WZ00K8X	MAB08A	WZ00	8-Lead US8, JEDEC MO-187, Variation CA 3.1mm Wide	3k Units on Tape and Reel
NC7WZ00K8X_NL (Note 1)	MAB08A	WZ00	Pb-Free 8-Lead US8, JEDEC MO-187, Variation CA 3.1mm Wide	3k Units on Tape and Reel
NC7WZ00L8X	MAC08A	N6	Pb-Free 8-Lead MicroPak, 1.6 mm Wide	5k Units on Tape and Reel

Pb-Free package per JEDEC J-STD-020B.

Note 1: "\_NL" indicates Pb-Free product (per JEDEC J-STD-020B). Device is available in Tape and Reel only.

 $\label{eq:total_cond} \mbox{TinyLogio} \mbox{$\otimes$ is a registered trademark of Fairchild Semiconductor Corporation.} \\ \mbox{MicroPak}^{\mbox{$\sim$} \mbox{$\sim$}} \mbox{$is a trademark of Fairchild Semiconductor Corporation.} \\$ 

# Logic Symbol



# **Pin Descriptions**

Pin Names	Description
A <sub>n</sub> , B <sub>n</sub>	Inputs
Y <sub>n</sub>	Output


# **Function Table**

 $\mathbf{Y}=\overline{\mathbf{AB}}$ 

Inp	uts	Output
Α	В	Y
L	L	Н
L	Н	Н
Н	L	Н
Н	Н	L

H = HIGH Logic Level L = LOW Logic Level

# **Connection Diagrams**




#### Pin One Orientation Diagram



AAA represents Product Code Top Mark - see ordering code

Note: Orientation of Top Mark determines Pin One location. Read the top
product code mark left to right, Pin One is the lower left pin (see diagram).

#### Pad Assignments for MicroPak



# **Absolute Maximum Ratings**(Note 2)

DC Input Diode Current (I<sub>IK</sub>) @V<sub>IN</sub> < -0.5V

DC Output Diode Current (I<sub>OK</sub>)

 $\begin{tabular}{ll} @V_{OUT} < -0.5V & -50 \ mA \\ DC \ Output \ Current \ (I_{OUT}) & \pm \ 50 \ mA \\ \end{tabular}$ 

DC  $V_{CC}$ /GND Current ( $I_{CC}$ / $I_{GND}$ )  $\pm$  100 mA Storage Temperature ( $T_{STG}$ )  $-65^{\circ}$ C to +150 $^{\circ}$ C Junction Temperature under Bias ( $T_{J}$ ) 150 $^{\circ}$ C

Junction Lead Temperature (T<sub>L</sub>);

(Soldering, 10 seconds) 260  $^{\circ}$ C Power Dissipation (P<sub>D</sub>) @ +85  $^{\circ}$ C 250 mW

# Recommended Operating Conditions (Note 3)

Input Rise and Fall Time  $(t_r,\,t_f)$ 

-50 mA

 $\begin{array}{lll} V_{CC} @ \ 1.65 V \pm 0.15 V, \ 2.5 V \pm 0.2 V & 0 \ ns/V \ to \ 20 \ ns/V \\ V_{CC} @ \ 3.3 V \pm 0.3 V & 0 \ ns/V \ to \ 10 \ ns/V \\ V_{CC} @ \ 5.0 V \pm 0.5 V & 0 \ ns/V \ to \ 5 \ ns/V \\ \end{array}$  Thermal Resistance  $(\theta_{JA})$   $250^{\circ} C/W$ 

Note 2: Absolute maximum ratings are DC values beyond which the device may be damaged or have its useful life impaired. The datasheet specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation outside datasheet specifications.

Note 3: Unused inputs must be held HIGH or LOW. They may not float.

## **DC Electrical Characteristics**


Symbol	Parameter	V <sub>CC</sub>	$V_{CC}$ $T_A = +25^{\circ}C$		$T_A = -40^{\circ}C$ to $+85^{\circ}C$		Units	Conditions		
Syllibol	rarameter	(V)	Min	Тур	Max	Min	Max	Units	Conditions	
V <sub>IH</sub>	HIGH Level Input Voltage	1.65 - 1.95	0.75 V <sub>CC</sub>			0.75 V <sub>CC</sub>		V		
		2.3 - 5.5	0.70 V <sub>CC</sub>			0.70 V <sub>CC</sub>		V		
V <sub>IL</sub>	LOW Level Input Voltage	1.65 - 1.95			0.25 V <sub>CC</sub>		0.25 V <sub>CC</sub>	V		
		2.3 - 5.5			$0.30~\mathrm{V}_\mathrm{CC}$		$0.30~\mathrm{V}_\mathrm{CC}$	v		
V <sub>OH</sub>	HIGH Level Output Voltage	1.65	1.55	1.65		1.55			V V <sub>IN</sub> = V <sub>II</sub>	
		2.3	2.2	2.3		2.2		V		I <sub>OH</sub> = -100 μA
		3.0	2.9	3.0		2.9		v	AIN - AIL	ΙΟΗ = -100 μΑ
		4.5	4.4	4.5		4.4				
		1.65	1.29	1.52		1.69				I <sub>OH</sub> = -4 mA
		2.3	1.9	2.15		1.9				$I_{OH} = -8 \text{ mA}$
		3.0	2.4	2.80		2.4		V		$I_{OH} = -16 \text{ mA}$
		3.0	2.3	2.68		2.3				$I_{OH} = -24 \text{ mA}$
		4.5	3.8	4.20		3.8				$I_{OH} = -32 \text{ mA}$
V <sub>OL</sub>	LOW Level Output Voltage	1.65		0.0	0.1		0.1		V	I <sub>OL</sub> = 100 μA
		2.3		0.0	0.1		0.1	V		
		3.0		0.0	0.1		0.1	v	VIN - VIH	
		4.5		0.0	0.1		0.1			
		1.65		0.08	0.24		0.24			I <sub>OL</sub> = 4 mA
		2.3		0.10	0.3		0.3			$I_{OL} = 8 \text{ mA}$
		3.0		0.15	0.4		0.4	V		$I_{OL} = 16 \text{ mA}$
		3.0		0.22	0.55		0.55			$I_{OL} = 24 \text{ mA}$
		4.5		0.22	0.55		0.55			$I_{OL} = 32 \text{ mA}$
I <sub>IN</sub>	Input Leakage Current	0 - 5.5			±0.1		±1.0	μА	V <sub>IN</sub> = 5.5\	/, GND
I <sub>OFF</sub>	Power Off Leakage Current	0.0			1		10	μА	V <sub>IN</sub> or V <sub>OUT</sub> = 5.5V	
I <sub>CC</sub>	Quiescent Supply Current	1.65 - 5.5			1		10	μА	V <sub>IN</sub> = 5.5\	/, GND

# **AC Electrical Characteristics**

Symbol	Parameter	V <sub>CC</sub>	$T_A = +25^{\circ}C$			$T_A = -40$ °C to +85 °C		Units	Conditions	Figure
		(V)	Min	Тур	Max	Min	Max	Units	Conditions	Number
t <sub>PLH</sub> ,	Propagation Delay	$1.8 \pm 0.15$	2.0	5.3	9.6	2.0	9.8			
t <sub>PHL</sub>		$2.5 \pm 0.2$	1.2	3.2	5.3	1.2	5.7	ns	$C_L = 15 pF$ ,	Figures
		$3.3 \pm 0.3$	0.8	2.4	3.7	0.8	4.0	115	$R_L = 1 M\Omega$	1, 3
		$5.0 \pm 0.5$	0.5	1.9	2.9	0.5	3.2			
t <sub>PLH</sub> ,	Propagation Delay	$3.3 \pm 0.3$	1.2	3.0	4.6	1.2	4.9	ns	$C_L = 50 \text{ pF},$	Figures
t <sub>PHL</sub>		$5.0 \pm 0.5$	8.0	2.4	3.6	0.8	3.9	115	$R_L=500\Omega$	1, 3
C <sub>IN</sub>	Input Capacitance	0		2.5				pF		
C <sub>PD</sub>	Power Dissipation Capacitance	3.3		13				pF	(Note 4)	Figure 2
		5.0		17				PΓ	(14016 4)	i igule 2

Note 4: C<sub>PD</sub> is defined as the value of the internal equivalent capacitance which is derived from dynamic operating current consumption (I<sub>CCD</sub>) at no output loading and operating at 50% duty cycle. (See Figure 2.) C<sub>PD</sub> is related to I<sub>CCD</sub> dynamic operating current by the expression:  $I_{CCD} = (C_{PD})(V_{CC})(f_{|N}) + (I_{CC}\text{static}).$ 

# **AC Loading and Waveforms**



 $\mathbf{C}_{\mathsf{L}}$  includes load and stray capacitance

Input PRR = 1.0 MHz;  $t_w = 500 \text{ ns}$ 

FIGURE 1. AC Test Circuit



Input = AC Waveform;  $t_r = t_f = 1.8 \text{ ns}$ ;

 $PRR = 10 \; MHz; \; Duty \; Cycle = 50\%$ 

FIGURE 2. I<sub>CCD</sub> Test Circuit





FIGURE 3. AC Waveforms

# **Tape and Reel Specification**

Tape Format

Package	Tape	Number	Cavity	Cover Tape Status	
Designator	Section	Cavities	Status		
	Leader (Start End)	125 (typ)	Empty	Sealed	
K8X	Carrier	3000	Filled	Sealed	
	Trailer (Hub End)	75 (typ)	Empty	Sealed	


#### TAPE DIMENSIONS inches (millimeters)



#### TAPE FORMAT for MicroPak


Package	Tape	Number	Cavity	Cover Tape Status	
Designator	Section	Cavities	Status		
	Leader (Start End)	125 (typ)	Empty	Sealed	
L8X	Carrier	3000	Filled	Sealed	
	Trailer (Hub End)	75 (typ)	Empty	Sealed	


#### TAPE DIMENSIONS inches (millimeters)




# Tape and Reel Specification (Continued) REEL DIMENSIONS inches (millimeters) TAPE SLOT DETAIL X DETAIL X SCALE: 3X Tape A B C D N W1 W2 W3


# Physical Dimensions inches (millimeters) unless otherwise noted






#### LAND PATTERN RECOMMENDATION







## NOTES:


- A. CONFORMS TO JEDEC REGISTRATION MO-187 B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.
- D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982.

DETAIL A

# MAB08AREVC

8-Lead US8, JEDEC MO-187, Variation CA 3.1mm Wide Package Number MAB08A

# Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



#### Notes:

- 1. PACKAGE CONFORMS TO JEDEC MO-255 VARIATION UAAD
- 2. DIMENSIONS ARE IN MILLIMETERS
- 3. DRAWING CONFORMS TO ASME Y.14M-1994
- 4/PIN 1 FLAG, END OF PACKAGE OFFSET.

MAC08AREVC

Pb-Free 8-Lead MicroPak, 1.6 mm Wide Package Number MAC08A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com