

November 1988 Revised February 2005

74AC00 • 74ACT00 Quad 2-Input NAND Gate

General Description

The AC/ACT00 contains four 2-input NAND gates.

Features

- I_{CC} reduced by 50%
- Outputs source/sink 24 mA
- ACT00 has TTL-compatible inputs


Ordering Code:

Order Number	Package Number	Package Description
74AC00SC	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
74AC00SCX_NL	M14A	Pb-Free 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
74AC00SJ	M14D	Pb-Free 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74AC00MTC	MTC14	14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74AC00PC	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
74AC00PC_NL	N14A	Pb-Free 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
74ACT00SC	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
74ACT00SCX_NL	M14A	Pb-Free 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
74ACT00SJ	M14D	Pb-Free 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74ACT00MTC	MTC14	14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74ACT00PC	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide


Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering form. PC not available in Tape and Reel. Pb-Free package per JEDEC J-STD-020B.

Note 1: "_NL" indicates Pb-Free package (per JEDEC J-STD-020B). Use this number to order device.

Logic Symbol



Connection Diagram



Pin Descriptions

Pin Names	Description				
A _n , B _n	Inputs				
\overline{O}_n	Outputs				

FACT™ is a trademark of Fairchild Semiconductor Corporation.

Absolute Maximum Ratings(Note 2)

-0.5V to +7.0V Supply Voltage (V_{CC}) DC Input Diode Current (I_{IK})

 $V_1 = -0.5V$ -20 mA $V_I = V_{CC} + 0.5V$ +20 mA DC Input Voltage (V_I) -0.5V to $V_{CC} + 0.5V$ DC Output Diode Current (I_{OK})

 $V_O = -0.5V$ -20 mA $V_O = V_{CC} + 0.5V$ +20 mA

DC Output Voltage (V_O) -0.5V to $V_{CC} + 0.5V$

DC Output Source

or Sink Current (I_O) ±50 mA

DC V_{CC} or Ground Current

per Output Pin (I_{CC} or I_{GND}) ±50 mA -65°C to +150°C Storage Temperature (T_{STG})

Junction Temperature (T_J)

PDIP 140°C

Recommended Operating Conditions

Supply Voltage (V_{CC})

AC 2.0V to 6.0V ACT 4.5V to 5.5V Input Voltage (V_I) 0V to V_{CC} Output Voltage (V_O) 0V to V_{CC} -40°C to +85°C Operating Temperature (T_A)

Minimum Input Edge Rate $(\Delta V/\Delta t)$

AC Devices

 $V_{\mbox{\footnotesize{IN}}}$ from 30% to 70% of $V_{\mbox{\footnotesize{CC}}}$

V_{CC} @ 3.3V, 4.5V, 5.5V 125 mV/ns

Minimum Input Edge Rate ($\Delta V/\Delta t$)

ACT Devices

V_{IN} from 0.8V to 2.0V

V_{CC} @ 4.5V, 5.5V

Note 2: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of FACT $^{\text{\tiny TM}}$ circuits outside databook specifications.

DC Electrical Characteristics for AC

Symbol	Parameter	V _{CC} T _A = +25°C		T _A = -40°C to +85°C	Units	Conditions		
Syllibol	i alametei	(V)	Тур	Typ Guaranteed Limits		Units	Conditions	
V _{IH}	Minimum HIGH Level	3.0	1.5	2.1	2.1		V _{OUT} = 0.1V	
	Input Voltage	4.5	2.25	3.15	3.15	V	or V _{CC} – 0.1V	
		5.5	2.75	3.85	3.85			
V _{IL}	Maximum LOW Level	3.0	1.5	0.9	0.9		V _{OUT} = 0.1V	
	Input Voltage	4.5	2.25	1.35	1.35	V	or V _{CC} – 0.1V	
		5.5	2.75	1.65	1.65			
V _{OH}	Minimum HIGH Level	3.0	2.99	2.9	2.9			
	Output Voltage	4.5	4.49	4.4	4.4	V	$I_{OUT} = -50 \mu A$	
		5.5	5.49	5.4	5.4			
							$V_{IN} = V_{IL} \text{ or } V_{IH}$	
		3.0		2.56	2.46		$I_{OH} = -12 \text{ mA}$	
		4.5		3.86	3.76	V	$I_{OH} = -24 \text{ mA}$	
		5.5		4.86	4.76		$I_{OH} = -24 \text{ mA (Note 3)}$	
V _{OL}	Maximum LOW Level	3.0	0.002	0.1	0.1			
	Output Voltage	4.5	0.001	0.1	0.1	V	$I_{OUT} = 50 \ \mu A$	
		5.5	0.001	0.1	0.1			
							$V_{IN} = V_{IL}$ or V_{IH}	
		3.0		0.36	0.44		$I_{OL} = 12 \text{ mA}$	
		4.5		0.36	0.44	V	$I_{OL} = 24 \text{ mA}$	
		5.5		0.36	0.44		I _{OL} = 24 mA (Note 3)	
I _{IN}	Maximum Input	5.5		±0.1	±1.0	μА	$V_I = V_{CC}$, GND	
(Note 4)	Leakage Current							
I _{OLD}	Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65V Max	
I _{OHD}	Output Current (Note 5)	5.5			-75	mA	V _{OHD} = 3.85V Min	
I _{CC}	Maximum Quiescent Supply Current	5.5		2.0	20.0	μА	$V_{IN} = V_{CC}$ or GND	
(Note 4)								

Note 3: All outputs loaded; thresholds on input associated with output under test.

Note 4: I_{IN} and I_{CC} @ 3.0V are guaranteed to be less than or equal to the respective limit @ 5.5V V_{CC} .

Note 5: Maximum test duration 2.0 ms, one output loaded at a time.

DC Electrical Characteristics for ACT T_A = -40°C to +85°C $T_A = +25^{\circ}C$ v_{cc} Conditions Symbol Parameter Units **Guaranteed Limits** (V) Тур V_{IH} Minimum HIGH Level 4.5 1.5 $V_{OUT} = 0.1V$ 5.5 1.5 2.0 2.0 or V_{CC} – 0.1V V_{IL} Maximum LOW Level 4.5 1.5 0.8 0.8 V_{OUT} = 0.1V or V_{CC} – 0.1V Input Voltage 5.5 1.5 0.8 0.8 Minimum HIGH Level 4.49 4.4 4.4 V_{OH} 4.5 $I_{OUT} = -50 \mu A$ 5.49 5.4 Output Voltage 5.5 5.4 $V_{IN} = V_{IL} \text{ or } V_{IH}$ 4.5 3.86 3.76 $I_{OH} = -24 \text{ mA}$ $I_{OH} = -24 \text{ mA (Note 6)}$ 4.86 5.5 4.76 Maximum LOW Level 0.001 0.1 0.1 V_{OL} 4.5 $I_{OUT} = 50 \; \mu A$ Output Voltage 0.001 0.1 $V_{IN} = V_{IL} \text{ or } V_{IH}$ 4.5 0.36 $I_{OL} = 24 \ mA$ 0.44 5.5 0.36 I_{OL} = 24 mA (Note 6) 0.44 $V_I = V_{CC}$, GND Maximum Input 5.5 ±0.1 ±1.0 I_{IN} μА Leakage Current 0.6 I_{CCT} Maximum I_{CC}/Input 5.5 1.5 $V_I = V_{CC} - 2.1V$ V_{OLD} = 1.65V Max Minimum Dynamic 5.5 75 I_{OLD} mΑ V_{OHD} = 3.85V Min Output Current (Note 7) 5.5 -75 mΑ I_{OHD} Maximum Quiescent 20.0 I_{CC} $V_{IN} = V_{CC}$ or GND

Note 6: All outputs loaded; thresholds on input associated with output under test.

Note 7: Maximum test duration 2.0 ms, one output loaded at a time.

AC Electrical Characteristics for AC

Symbol Parameter		$ \begin{array}{c c} V_{CC} & T_A = +25^{\circ}C \\ \hline (V) & C_L = 50 \text{ pF} \end{array} $			$T_A = -40$ °C to +85°C $C_L = 50$ pF		Units	
		(Note 8)	Min	Тур	Max	Min	Max	
t _{PLH}	Propagation Delay	3.3	2.0	7.0	9.5	2.0	10.0	no
		5.0	1.5	6.0	8.0	1.5	8.5	ns
t _{PHL}	Propagation Delay	3.3	1.5	5.5	8.0	1.0	8.5	ns
		5.0	1.5	4.5	6.5	1.0	7.0	115

Note 8: Voltage Range 3.3 is 3.3V ± 0.3V Voltage Range 5.0 is 5.0V ± 0.5V


AC Electrical Characteristics for ACT

Symbol Parameter		V _{CC} (V)	$\begin{aligned} T_{A} &= +25^{\circ}C \\ C_{L} &= 50 \text{ pF} \end{aligned}$			$T_A = -40$ °C to $+85$ °C $C_L = 50$ pF		Units
		(Note 9)	Min	Тур	Max	Min	Max	
t _{PLH}	Propagation Delay	5.0	1.5	5.5	9.0	1.0	9.5	ns
t _{PHL}	Propagation Delay	5.0	1.5	4.0	7.0	1.0	8.0	ns


Note 9: Voltage Range 5.0 is 5.0V ±0.5V

Capacitance


Symbol	Parameter	Тур	Units	Conditions
C _{IN}	Input Capacitance	4.5	pF	V _{CC} = Open
C _{PD}	Power Dissipation Capacitance	30.0	pF	V _{CC} = 5.0V





14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Package Number M14A




Physical Dimensions inches (millimeters) unless otherwise noted (Continued)










NOTES:

- A. CONFORMS TO JEDEC REGISTRATION MO-153, VARIATION AB_ REF NOTE 6, DATED 7/93
- B. DIMENSIONS ARE IN MILLIMETERS
- D. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS D. DIMENSIONING AND TOLERANCES PER ANSI Y14.5M, 1982

MTC14revD



14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC14

Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 0.740 - 0.770(18.80 - 19.56)0.090 (2.286) 14 13 12 11 10 9 8 14 13 12 0.250 ± 0.010 PIN NO. 1 IDENT PIN NO. 1 IDENT 1 2 3 4 5 6 7 1 2 3 $\frac{0.092}{(2.337)}$ DIA 0.030 MAX (0.762) DEPTH OPTION 1 OPTION 02 $\frac{0.135 \pm 0.005}{(3.429 \pm 0.127)}$ 0.300 - 0.320 $\overline{(7.620 - 8.128)}$ 0.065 $\frac{0.145 - 0.200}{(3.683 - 5.080)}$ 0.060 4° TYP Optional (1.524) (1.651) $\frac{0.008 - 0.016}{(0.203 - 0.406)}$ TYP 0.020 (0.508) 0.125 - 0.150 0.075 ± 0.015 $\overline{(3.175 - 3.810)}$ 0.280 (1.905 ± 0.381) (7.112) MIN 0.014 - 0.0230.100 ± 0.010 (2.540 ± 0.254) TYP (0.356 - 0.584)

14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N14A

 $\frac{0.050\pm0.010}{(1.270-0.254)}$ TYP

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

 $0.325 + 0.040 \\ -0.015 \\ \hline (8.255 + 1.016) \\ -0.381)$

www.fairchildsemi.com

N144 (REV.E)