




# 1. Port

#### **Ports**


#### Ports

- ◆ 모듈이 외부의 환경과 소통할 수 있는 인터페이스를 제공함
- ◆ Stimulus Block은 Port를 가지지 않음(필요 없음)
- input: input port
- output: output port
- inout: bi-directional port





#### Port Declaration Principle



#### 모듈을 기준으로,

- 1. input port는 wire
- 2. output port에 연결되는 신호는 wire
- 3. inout port는 wire, inout에 연결된 신호도 wire

- wire
  - Continuously driven by other signal
  - Connections between HW elements or module



Retain value until another value is stored



#### Connecting Ports to External

```
module ripple_carry_counter(q, clk, reset);
                                                                            module stimulus;
                                                                            reg clk; // Input
output [3:0] q;
                                                                            reg reset; // Input
input clk, reset;
                                                                            wire [3:0] q; // Output
T_FF tff0(q[0], clk, reset);
T_FF tff1(q[1], q[0], reset);
                                                                             ripple_carry_counter r1 (.q(q), .clk(clk), .reset(reset));
T_FF tff2(q[2], q[1], reset);
T_FF tff3(q[3], q[2], reset);
                                                                            clk = 1'b0; // Set clk to 0
endmodule
                                                                            #5 clk = ~clk; // Toggle clk every 5 time units
                                                                            begin
                                                                            reset = 1'b1;
                                                                            #25 reset = 1'b0;
 module T_FF(q, clk, reset);
                                                                            #180 reset = 1'b1;
 output q;
                                                                           #10 \text{ reset} = 1'b0;
                                                                            #20 $finish;
 input clk, reset;
 wire d;
 D_FF dff0(q, d, clk, reset);
 not n1(d, q);
                                                                            $monitor($time, "Output q = %d", q);
 endmodule
```

Connecting by Ordered List


Ordered connection by Name






### 2. Dataflow Modeling

#### Review and Elaborate!



### Assign: driving value[s] onto a net

...Dataflow modeling describes the design in terms of expressions instead of primitive gates...  $\rightarrow$  데이터의 흐름 = 수식



#### Basic examples

Translate the below code into circuits!

```
// Example1
assign out = in1 & in2;

// Example2
assign addr[15:0] = addr1[15:0] ^ addr2[15:0];

// Example3
assign {carry_out, sum[3:0]} = in1[3:0] + in2[3:0] + carry_in;
...
```



#### Expression: operand and operator combined

Expression: 데이터의 흐름을 기술. Operand와 Operator의 결합

Operand: RHS에서 변수. reg | wire 둘 다 가능. **Type Casting** 

Operator: expression의 결과를 얻기 위한 operand의 연산



- Drive desired logic result
- Produce logic circuit





# 3. Operators

### Overview (1)

Operator Type	Symbol	Function	Num of Operand
	*	Multiply	2
	/	Divide	2
Arithmetic	+	Add	2
	-	Subtract	2
	%	Modulus	2
Logical	!	Logical negation	1
	&&	Logical and	2
	II	Logical or	2
Relational	>	Greater than	2
	<	Less than	2
	>=	Greater than or equal	2
	<=	Less than or equal	2



# Overview (2)

Operator Type	Symbol	Function	Num of Operand
	==	Equality	2
Farrality.	!=	Inequality	2
Equality	===	Case equality	2
	!==	Case inequality	2
Bitwise	~	Bitwise negation	1
	&	Bitwise and	2
		Bitwise or	2
	^	Bitwise nor	2
	^~ OR ~^	Bitwise xnor	2



# Overview (3)

Operator Type	Symbol	Function	Num of Operand
	&	Reduction and	1
	~&	Reduction nand	1
na dvati a a	I	Reduction or	1
reduction	~	Reduction nor	1
	^	Reduction xor	1
	^~ OR ~^	Reduction xnor	1
Shift	>>	Right shift	2
	<<	Left Shift	2
Concatenation	{}	Concatenation	All
Replication	{{}}	Replication	All
Conditional	?:	Conditional	3

### **Operator Precedence**

<b>Operators</b>	Symbol	Precedence
Unary	+, -, !, ~	Highest
Multiply, Divide, Modulus	*, ?. %	
Add, Subtract	+, -	
Shift	<<, >>	
Relational	<, <=, >, >=	
Equality	==. !=. ===. !==	
Reduction	&, ~&, ^, ^~,  , ~	
Logical	&&,	
Conditional	?:	Lowest



연산자 우선순위의 모호함을 피하기 위해서는 괄호(parenthesis)를 사용하는 습관을 가지자



#### Operator(1): Arithmetic Operator

Operator	Description
A + B	A plus B
A - B	A minus B
A * B	A multiplied by B
A/B	A divided by B
A % B	A modulo B
A ** B	A to the power of B



```
module arithmetic;
    reg [7:0] foo;
    reg [7:0] bar;
    begin
    foo = 45;
    bar = 9;
11
    $display("foo + bar = %d", foo + bar);
    $display("foo - bar = %d", foo - bar);
    $display("foo x bar = %d", foo * bar);
    $display("foo / bar = %d", foo / bar);
    $display("foo %% bar = %d", foo % bar);
    $display("foo^2 = %d", bar ** 2);
18
19
    end
20
     endmodule
```

### Operator(2): Conditional Operator

Operator	Description
A < B	A smaller than B
A > B	A greater than B
A <= B	A smaller than or equal to B
A >= B	A greater than or equal to B

• True: return 1

• False: return 0

```
module conditional;
4 reg [7:0] bar;
      foo = 45;
      bar = 9;
      if (foo >= bar) begin
          $display("foo >= bar");
      foo = 45;
      bar = 45;
      if (foo <= bar) begin
          $display("foo <= bar");</pre>
          $display("foo <bar");</pre>
      foo = 9;
      bar = 8;
      if (foo > bar) begin
          $display("foo <= bar");</pre>
      foo = 22:
      bar = 22;
      if (foo < bar) begin
          $display("foo < bar");</pre>
          $display("foo >= bar");
```

#### Operator(3): Equality Operator

Operator	Description	Results
A == B	A equal to B   result unknown if <b>x</b> or <b>z</b> in operand[s]	0, 1, <b>x</b>
A != B	A not equal to B   result unknown if <b>x</b> or <b>z</b> in operand[s]	0, 1, <b>x</b>
A === B	A equal to B, including <b>x</b> and <b>z</b>	0, 1
A !== = B	A no equal to B, including <b>x</b> and <b>z</b>	0, 1

```
module equality;
reg [7:0] foo;
reg [7:0] bar;
initial begin
    foo = 45; bar = 9;
   $display("Logical result for foo(%0d) === bar(%0d) : %0d", foo, bar, foo === bar);
    foo = b101x; bar = b1011;
   $display("Logical result for foo(%0b) === bar(%0b) : %0d", foo, bar, foo === bar);
    foo = b101x; bar = b101x;
   $display("Logical result for foo(%0b) === bar(%0b) : %0d", foo, bar, foo === bar);
    foo = b101z; bar = b1z00;
   $display("Logical result for foo(%0b) !== bar(%0b) : %0d", foo, bar, foo !== bar);
    foo = 39; bar = 39;
   $display("Logical result for foo(%0d) == bar(%0d) : %0d", foo, bar, foo == bar);
   foo = 14; bar = 14;
   $display("Logical result for foo(%0d) != bar(%0d) : %0d", foo, bar, foo != bar);
```




#### Operator(4): Logical Operator

Operator	Description
A && B	True if a and b are true
A∥B	True if a or b is true
!A	Converts non-zero value to zero, and vice versa




```
module logical;
reg [7:0] foo;
reg [7:0] bar;
initial begin
    foo = 45; bar = 9;
   $display("Logical result for foo(%0d) && bar(%0d) : %0d", foo, bar, foo == bar);
    foo = 0; bar = 4;
    $display("Logical result for foo(%0d) && bar(%0d) : %0d", foo, bar, foo == bar);
    foo = 'dx; bar = 3;
    $display("Logical result for foo(%0d) && bar(%0d) : %0d", foo, bar, foo == bar);
    foo = b101z; bar = 5;
    $display("Logical result for foo(%0d) && bar(%0d): %0d", foo, bar, foo == bar);
    foo = 45; bar = 9;
    $display("Logical result for foo(%0d) || bar(%0d) : %0d", foo, bar, foo || bar);
    foo = \emptyset; bar = 4;
    $display("Logical result for foo(%0d) || bar(%0d) : %0d", foo, bar, foo || bar);
    foo = 'dx; bar = 3;
    $display("Logical result for foo(%0d) || bar(%0d) : %0d", foo, bar, foo || bar);
    foo = b101z; bar = 5;
    $display("Logical result for foo(%0d) || bar(%0d) : %0d", foo, bar, foo || bar);
    foo = 4;
    $display("Logical result for !foo(%0d) : %0d", foo, !foo);
    $display("Logical result for !foo(%0d) : %0d", foo, !foo);
```

### Operator(5): Bitwise Operator







<b>Bitwise</b>	A٨	D
----------------	----	---

 ^
 0
 1
 X

 0
 0
 1
 X

 1
 1
 0
 X

 X
 X
 X
 X

Bitwise XOR

^~ ~^	0	1	X
0	0	1	Χ
1	1	0	X
X	X	X	X

Bitwise XNOR

~	
0	1
1	0
X	X


**Bitwise NEGATION** 

#### Operator(5): Bitwise Operator

```
module bitwise;
3 v initial begin
      // Bit Wise Negation
      $display (" ~4'b0001
                                    = \%b'', (\sim 4'b0001));
                                    = \%b'', (\sim 4'bx001));
      $display (" ~4'bx001
      $display (" ~4'bz001
                                     = \%b'', (~4'bz001));
      // Bit Wise AND
      \frac{1}{2}$display (" 4'b1001 & 4'bx001 = %b", (4'b1001 & 4'bx001));
      $display (" 4'b1001 & 4'bz001 = %b", (4'b1001 & 4'bz001));
      // Bit Wise OR
      \frac{1}{2}$\display (" 4'b0001 | 4'bx001 = \%b", (4'b0001 | 4'bx001));
      $display (" 4'b0001 | 4'bz001 = %b", (4'b0001 | 4'bz001));
      // Bit Wise XOR
      $\display (" 4'b0001 \(^4\)'b1001 = \(^4\)', (4'b0001 \(^4\)'b1001);
      \frac{1}{2}$\display (" 4'b0001 \(^4\)'bx001 = \(^4\)', (4'b0001 \(^4\)'bx001);
19
      \frac{1}{2}$display (" 4'b0001 \(^4\)'bz001 = \(^4\)', (4'b0001 \(^4\)'bz001);
      // Bit Wise XNOR
      \frac{1}{2}$\display (" 4'b0001 \( \sigma^\) 4'b1001 = \( \frac{1}{2}b'', \( (4'b0001 \sigma^\) 4'b1001));
      \frac{1}{2}$\display (" 4'b0001 \( \sigma^\) 4'bx001 = \( \frac{1}{2}b'', \( (4'b0001 \sigma^\) 4'bx001));
      #10 $finish;
    end
    endmodule
```




#### Operator(6): Reduction Operator



Operator	Description
&	Reduction AND
~&	Reduction NAND
	Reduction OR
~	Reduction NOR
^	Reduction XOR
~^, ^~	Reduction XNOR

```
module reduction;
    initial begin
      // Bit Wise AND reduction
      display (" & 4'b1001 = %b", (& 4'b1001));
      display (" & 4'bx111 = %b", (& 4'bx111));
      display (" & 4'bz111 = %b", (& 4'bz111));
      // Bit Wise NAND reduction
      display (" \sim 4'b1001 = \%b", (\sim 4'b1001));
      display (" \sim 4'bx001 = \%b", (\sim 4'bx001));
      display (" \sim 4'bz001 = \%b", (\sim 4'bz001));
      // Bit Wise OR reduction
      \frac{1}{3} $\display (" | 4'\b1001 = \%b", (| 4'\b1001));
      display (" | 4'bx000 = %b", (| 4'bx000));
      display (" | 4'bz000 = %b", (| 4'bz000));
16
      // Bit Wise OR reduction
      display (" \sim 4'b1001 = %b", (\sim 4'b1001));
      display (" \sim 1 4'bx001 = %b", (\sim 1 4'bx001));
      display (" \sim 1 4'bz001 = %b", (\sim 1 4'bz001));
      // Bit Wise XOR reduction
      display (" ^ 4'bz001 = %b", (^ 4'bz001));
      display (" \sim^{4} 4'b1001 = \%b", (\sim^{4} 4'b1001));
      \frac{1}{2}$display (" ^{4}bx001 = %b", (^{4}bx001));
      display (" \sim^{4} 4'bz001 = \%b", (\sim^{4} 4'bz001));
      #10 $finish;
    end
    endmodule
```

#### Operator(7): Shift Operator






?) Shift Operator를 사용하면 어떤 arithmetic operation이 가능할까?





#### Operator(8~9): Concatenation / Replication Operator



```
1  module concatenation;
2
3  initial begin
4     // concatenation
5     $display (" {4'b1001,4'b10x1} = %b", {4'b1001,4'b10x1});
6     #10 $finish;
7  end
8
9  endmodule
```

#### Operator(10): Tenary Operator





```
module tri_state_buf;
wire out;
reg enable, data;
// Tri state buffer
assign out = (enable) ? data : 1'bz;
initial begin
 $display ("time\t enable data out");
                                %b", $time, enable, data, out);
 $monitor ("%g\t %b
 enable = 0;
 data = 0;
 #1 data = 1;
 #1 data = 0;
 #1 enable = 1;
 #1 data = 1;
 #1 data = 0;
 #1 enable = 0;
 #10 $finish;
end
endmodule
```

Tri-state buffer modeling

### LAB(1)

- Practice diverse operators in ~/Digital\_Design/src/session\_6/operator
- Guess what the result will be before simulation!

### LAB(2)

Clock Gating Modeling



### LAB(3)

Implement MUX modeling using "tenary operator"

