


2024 | Nineplus Infotech X Anseong Polytechnic University Sr Research Engineer, William Woo

cādence°

LAB

- Do a 4X1 selector(multiplexer) using gate level modeling
- Verify the DUT with testbench.
- Think about the problem concerning such modeling.

1. Logic Symbol






2. Truth Table

s1	s0	i0	i1	i2	i3	out
0	0	0				0
0	0	1				1
0	1		0			0
0	1		1			1
1	0			0		0
1	0			1		1
1	1				0	0
1	1				1	1



3. Implemented Logic Diagram




Assignment

Do the same thing with "sn54als153" referring to the data sheet



1. Logic Symbol





2. Truth Table

FUNCTION TABLE

		INP	ethone	OUTDUT			
SELECT		DATA				STROBE G	OUTPUT
В	Α	C0	C1	C2	C3	Ů	
Х	X	X	Х	Х	X	Н	L
L	L	L	X	X	X	L	L
L	L	Н	X	X	X	L	Н
L	Н	Х	L	X	X	L	L
L	Н	Х	Н	X	X	L	Н
Н	L	X	X	L	X	L	L
Н	L	Х	Х	Н	X	L	Н
Н	Н	Х	X	X	L	L	L
Н	Н	Х	X	X	Н	L	Н

Select inputs A and B are common to both sections.



3. Implemented Logic Diagram

logic diagram (positive logic)

