



Digital IC Design

Session 6: Data Flow Modeling and Operators

2024 | Nineplus Infotech X Anseong Polytechnic University
Sr Research Engineer, William Woo




1. Port

Ports


◆ Ports

- ◆ 모듈이 외부의 환경과 소통할 수 있는 인터페이스를 제공함
- ◆ Stimulus Block은 Port를 가지지 않음(필요 없음)

- input: input port
- output: output port
- inout: bi-directional port



Port Declaration Principle



모듈을 기준으로,

1. input port는 wire
2. output port에 연결되는 신호는 wire
3. inout port는 wire, inout에 연결된 신호도 wire

◆ wire

- ◆ Continuously driven by other signal
- ◆ Connections between HW elements or module

◆ reg

- ◆ Retain value until another value is stored

Connecting Ports to External

```
1 module ripple_carry_counter(q, clk, reset);
2   output [3:0] q;
3   input clk, reset;
4   T_FF tff0(q[0], clk, reset);
5   T_FF tff1(q[1], q[0], reset);
6   T_FF tff2(q[2], q[1], reset);
7   T_FF tff3(q[3], q[2], reset);
8 endmodule
```

```
1 module T_FF(q, clk, reset);
2   output q;
3   input clk, reset;
4   wire d;
5   D_FF dff0(q, d, clk, reset);
6   not n1(d, q);
7 endmodule
```

Connecting by Ordered List



```
1 module stimulus;
2   reg clk; // Input
3   reg reset; // Input
4   wire [3:0] q; // Output
5
6   ripple_carry_counter r1 (.q(q), .clk(clk), .reset(reset));
7   initial
8     clk = 1'b0; // Set clk to 0
9   always
10    #5 clk = ~clk; // Toggle clk every 5 time units
11   initial
12     begin
13       reset = 1'b1;
14       #25 reset = 1'b0;
15       #180 reset = 1'b1;
16       #10 reset = 1'b0;
17       #20 $finish;
18     end
19
20   initial
21     $monitor($time, "Output q = %d", q);
22 endmodule
```

Ordered connection by Name



2. Dataflow Modeling

Review and Elaborate!



◆ Dataflow Modeling

- ◆ Register간의 데이터 흐름에 집중
- ◆ 개별 Gate의 instantiation 보다는 모듈이 데이터를 어떻게 처리하는가에 집중
- ◆ 전달함수의 표현에 집중 → 효율성

◆ Logic Synthesis

- ◆ EDA Tool은 Dataflow model을 Gate Level로 변환

◆ RTL(Register Transfer Level) Design

- ◆ Dataflow Modeling + Behavioral Modeling



[What is Logic Synthesis?](#)

Assign: driving value[s] onto a net

...Dataflow modeling describes the design in terms of expressions instead of primitive gates... → 데이터의 흐름 = 수식

Continuously driving → Always active:
as soon as RHS changes, LHS changes.

Standard or
Canonical Form

assign signal = **expression(operand + operator)**

wire scalar or vector

wire or reg

Basic examples

💡 Translate the below code into circuits!

```
...  
  
// Example1  
assign out = in1 & in2;  
  
// Example2  
assign addr[15:0] = addr1[15:0] ^ addr2[15:0];  
  
// Example3  
assign {carry_out, sum[3:0]} = in1[3:0] + in2[3:0] + carry_in;  
  
...
```

Expression: operand and operator combined



- **Drive desired logic result**
- **Produce logic circuit**



3. Operators

Overview (1)

Operator Type	Symbol	Function	Num of Operand
Arithmetic	*	Multiply	2
	/	Divide	2
	+	Add	2
	-	Subtract	2
	%	Modulus	2
Logical	!	Logical negation	1
	&&	Logical and	2
		Logical or	2
Relational	>	Greater than	2
	<	Less than	2
	>=	Greater than or equal	2
	<=	Less than or equal	2




Overview (2)

Operator Type	Symbol	Function	Num of Operand
Equality	==	Equality	2
	!=	Inequality	2
	===	Case equality	2
	!==	Case inequality	2
Bitwise	~	Bitwise negation	1
	&	Bitwise and	2
		Bitwise or	2
	^	Bitwise xor	2
	^~ OR ~^	Bitwise xnor	2

Overview (3)

Operator Type	Symbol	Function	Num of Operand
reduction	&	Reduction and	1
	~&	Reduction nand	1
		Reduction or	1
	~	Reduction nor	1
	^	Reduction xor	1
	^~ OR ~^	Reduction xnor	1
Shift	>>	Right shift	2
	<<	Left Shift	2
Concatenation	{ }	Concatenation	All
Replication	{ { } }	Replication	All
Conditional	? :	Conditional	3

Operator Precedence



Operators	Symbol	Precedence
Unary	+, -, !, ~	Highest
Multiply, Divide, Modulus	*, ?, %	
Add, Subtract	+, -	
Shift	<<, >>	
Relational	<, <=, >, >=	
Equality	==, !=, ===, !==	
Reduction	&, ~&, ^, ^~, , ~	
Logical	&&,	
Conditional	? :	Lowest



연산자 우선순위의 모호함을 피하기
위해서는 괄호(parenthesis)를 사용하는
습관을 가지자

Operator(1): Arithmetic Operator

Operator	Description
A + B	A plus B
A – B	A minus B
A * B	A multiplied by B
A / B	A divided by B
A % B	A modulo B
A ** B	A to the power of B



```
1  module arithmetic;
2
3  reg [7:0] foo;
4  reg [7:0] bar;
5
6  initial
7  begin
8
9  foo = 45;
10 bar = 9;
11
12 $display("foo + bar = %d", foo + bar);
13 $display("foo - bar = %d", foo - bar);
14 $display("foo x bar = %d", foo * bar);
15 $display("foo / bar = %d", foo / bar);
16 $display("foo %% bar = %d", foo % bar);
17 $display("foo^2 = %d", bar ** 2);
18
19 end
20
21
22 endmodule
```


Operator(2): Conditional Operator

Operator	Description
A < B	A smaller than B
A > B	A greater than B
A <= B	A smaller than or equal to B
A >= B	A greater than or equal to B



- True: return 1
- False: return 0

```
1 module conditional;
2
3 reg [7:0] foo;
4 reg [7:0] bar;
5
6 initial begin
7     /* case 1 */
8     foo = 45;
9     bar = 9;
10    if (foo >= bar) begin
11        $display("foo >= bar");
12    end else begin
13        $display("foo < bar");
14    end
15
16    /* case 2 */
17    foo = 45;
18    bar = 45;
19    if (foo <= bar) begin
20        $display("foo <= bar");
21    end else begin
22        $display("foo < bar");
23    end
24
25    /* case 3 */
26    foo = 9;
27    bar = 8;
28    if (foo > bar) begin
29        $display("foo > bar");
30    end else begin
31        $display("foo <= bar");
32    end
33
34    /* case 4 */
35    foo = 22;
36    bar = 22;
37    if (foo < bar) begin
38        $display("foo < bar");
39    end else begin
40        $display("foo >= bar");
41    end
42 end
43 endmodule
```

Operator(3): Equality Operator

Operator	Description	Results
A == B	A equal to B result unknown if x or z in operand[s]	0, 1, x
A != B	A not equal to B result unknown if x or z in operand[s]	0, 1, x
A === B	A equal to B, including x and z	0, 1
A !== B	A no equal to B, including x and z	0, 1



```
1  module equality;
2
3  reg [7:0] foo;
4  reg [7:0] bar;
5
6  initial begin
7      foo = 45; bar = 9;
8      $display("Logical result for foo(%0d) === bar(%0d) : %0d", foo, bar, foo === bar);
9      foo = 'b101x; bar = 'b1011;
10     $display("Logical result for foo(%0b) === bar(%0b) : %0d", foo, bar, foo === bar);
11     foo = 'b101x; bar = 'b101x;
12     $display("Logical result for foo(%0b) === bar(%0b) : %0d", foo, bar, foo === bar);
13     foo = 'b101z; bar = 'b1z00;
14     $display("Logical result for foo(%0b) !== bar(%0b) : %0d", foo, bar, foo !== bar);
15     foo = 39; bar = 39;
16     $display("Logical result for foo(%0d) == bar(%0d) : %0d", foo, bar, foo == bar);
17     foo = 14; bar = 14;
18     $display("Logical result for foo(%0d) != bar(%0d) : %0d", foo, bar, foo != bar);
19
20 end
21 endmodule
```

Operator(4): Logical Operator

Operator	Description
A && B	True if a and b are true
A B	True if a or b is true
!A	Converts non-zero value to zero, and vice versa



```
1  module logical;
2
3  reg [7:0] foo;
4  reg [7:0] bar;
5
6  initial begin
7      foo = 45; bar = 9;
8      $display("Logical result for foo(%0d) && bar(%0d) : %0d", foo, bar, foo == bar);
9      foo = 0; bar = 4;
10     $display("Logical result for foo(%0d) && bar(%0d) : %0d", foo, bar, foo == bar);
11     foo = 'dx; bar = 3;
12     $display("Logical result for foo(%0d) && bar(%0d) : %0d", foo, bar, foo == bar);
13     foo = 'b101z; bar = 5;
14     $display("Logical result for foo(%0d) && bar(%0d) : %0d", foo, bar, foo == bar);
15     foo = 45; bar = 9;
16     $display("Logical result for foo(%0d) || bar(%0d) : %0d", foo, bar, foo || bar);
17     foo = 0; bar = 4;
18     $display("Logical result for foo(%0d) || bar(%0d) : %0d", foo, bar, foo || bar);
19     foo = 'dx; bar = 3;
20     $display("Logical result for foo(%0d) || bar(%0d) : %0d", foo, bar, foo || bar);
21     foo = 'b101z; bar = 5;
22     $display("Logical result for foo(%0d) || bar(%0d) : %0d", foo, bar, foo || bar);
23     foo = 4;
24     $display("Logical result for !foo(%0d) : %0d", foo, !foo);
25     foo = 0;
26     $display("Logical result for !foo(%0d) : %0d", foo, !foo);
27 end
```


Operator(5): Bitwise Operator

&	0	1	X
0	0	0	0
1	0	1	X
X	0	X	X

Bitwise AND

	0	1	X
0	0	1	X
1	1	1	1
X	X	1	X

Bitwise OR



^	0	1	X
0	0	1	X
1	1	0	X
X	X	X	X

Bitwise XOR

$\wedge \sim$ $\sim \wedge$	0	1	X
0	0	1	X
1	1	0	X
X	X	X	X

Bitwise XNOR


~	
0	1
1	0
X	X

Bitwise NEGATION

Operator(5): Bitwise Operator

```
1  module bitwise;
2
3  initial begin
4      // Bit Wise Negation
5      $display (" ~4'b0001      = %b", (~4'b0001));
6      $display (" ~4'bx001      = %b", (~4'bx001));
7      $display (" ~4'bz001      = %b", (~4'bz001));
8      // Bit Wise AND
9      $display (" 4'b0001 & 4'b1001 = %b", (4'b0001 & 4'b1001));
10     $display (" 4'b1001 & 4'bx001 = %b", (4'b1001 & 4'bx001));
11     $display (" 4'b1001 & 4'bz001 = %b", (4'b1001 & 4'bz001));
12     // Bit Wise OR
13     $display (" 4'b0001 | 4'b1001 = %b", (4'b0001 | 4'b1001));
14     $display (" 4'b0001 | 4'bx001 = %b", (4'b0001 | 4'bx001));
15     $display (" 4'b0001 | 4'bz001 = %b", (4'b0001 | 4'bz001));
16     // Bit Wise XOR
17     $display (" 4'b0001 ^ 4'b1001 = %b", (4'b0001 ^ 4'b1001));
18     $display (" 4'b0001 ^ 4'bx001 = %b", (4'b0001 ^ 4'bx001));
19     $display (" 4'b0001 ^ 4'bz001 = %b", (4'b0001 ^ 4'bz001));
20     // Bit Wise XNOR
21     $display (" 4'b0001 ~^ 4'b1001 = %b", (4'b0001 ~^ 4'b1001));
22     $display (" 4'b0001 ~^ 4'bx001 = %b", (4'b0001 ~^ 4'bx001));
23     $display (" 4'b0001 ~^ 4'bz001 = %b", (4'b0001 ~^ 4'bz001));
24     #10 $finish;
25 end
26 endmodule
```

Operator(6): Reduction Operator




Operator	Description
&	Reduction AND
~&	Reduction NAND
	Reduction OR
~	Reduction NOR
^	Reduction XOR
~^, ^~	Reduction XNOR

```

1  module reduction;
2
3  initial begin
4      // Bit Wise AND reduction
5      $display (" & 4'b1001 = %b", (& 4'b1001));
6      $display (" & 4'bx111 = %b", (& 4'bx111));
7      $display (" & 4'bz111 = %b", (& 4'bz111));
8      // Bit Wise NAND reduction
9      $display (" ~& 4'b1001 = %b", (~& 4'b1001));
10     $display (" ~& 4'bx001 = %b", (~& 4'bx001));
11     $display (" ~& 4'bz001 = %b", (~& 4'bz001));
12     // Bit Wise OR reduction
13     $display (" | 4'b1001 = %b", (| 4'b1001));
14     $display (" | 4'bx000 = %b", (| 4'bx000));
15     $display (" | 4'bz000 = %b", (| 4'bz000));
16     // Bit Wise OR reduction
17     $display (" ~| 4'b1001 = %b", (~| 4'b1001));
18     $display (" ~| 4'bx001 = %b", (~| 4'bx001));
19     $display (" ~| 4'bz001 = %b", (~| 4'bz001));
20     // Bit Wise XOR reduction
21     $display (" ^ 4'b1001 = %b", (^ 4'b1001));
22     $display (" ^ 4'bx001 = %b", (^ 4'bx001));
23     $display (" ^ 4'bz001 = %b", (^ 4'bz001));
24     // Bit Wise XNOR
25     $display (" ~^ 4'b1001 = %b", (~^ 4'b1001));
26     $display (" ~^ 4'bx001 = %b", (~^ 4'bx001));
27     $display (" ~^ 4'bz001 = %b", (~^ 4'bz001));
28     #10 $finish;
29 end
30
31 endmodule
    
```



Operator(7): Shift Operator



```
1
2  module shift;
3
4  initial begin
5      // Left Shift
6      $display (" 4'b1001 << 1 = %b", (4'b1001 << 1));
7      $display (" 4'b10x1 << 1 = %b", (4'b10x1 << 1));
8      $display (" 4'b10z1 << 1 = %b", (4'b10z1 << 1));
9      // Right Shift
10     $display (" 4'b1001 >> 1 = %b", (4'b1001 >> 1));
11     $display (" 4'b10x1 >> 1 = %b", (4'b10x1 >> 1));
12     $display (" 4'b10z1 >> 1 = %b", (4'b10z1 >> 1));
13     #10 $finish;
14 end
15
16 endmodule
```

② Shift Operator를 사용하면 어떤 arithmetic operation이 가능할까?


Operator(8~9): Concatenation / Replication Operator





```
1  module concatenation;
2
3  initial begin
4      // concatenation
5      $display (" {4'b1001,4'b10x1}  = %b", {4'b1001,4'b10x1});
6      #10 $finish;
7  end
8
9  endmodule
```

```
1  module replication;
2
3  initial begin
4      // replication
5      $display (" {4{4'b1001}}      = %b", {4{4'b1001}});
6      // replication and concatenation
7      $display (" {4{4'b1001,1'bz}} = %b", {4{4'b1001,1'bz}});
8      #10 $finish;
9  end
10
11 endmodule
```


Operator(10): Ternary Operator



```
assign out = (sel == 1'b1) ? in1 : in0;
```



```
1  module tri_state_buf;  
2  
3  
4  wire out;  
5  reg enable,data;  
6  // Tri state buffer  
7  assign out = (enable) ? data : 1'bz;  
8  
9  initial begin  
10     $display ("time\t enable data out");  
11     $monitor ("%g\t %b      %b      %b", $time, enable, data, out);  
12     enable = 0;  
13     data = 0;  
14     #1 data = 1;  
15     #1 data = 0;  
16     #1 enable = 1;  
17     #1 data = 1;  
18     #1 data = 0;  
19     #1 enable = 0;  
20     #10 $finish;  
21 end  
22  
23 endmodule
```

Tri-state buffer modeling

LAB(1)

- Practice diverse operators in ~/Digital_Design/src/session_6/operator
- Guess what the result will be before simulation!

LAB(2)

- Clock Gating Modeling

LAB(3)

- Implement MUX modeling using "*tenary operator*"