




1. Hardware Modeling

THINK


② SW개발 언어와 HW개발 언어는 어떤 차이점이 있을까?



Software Language VS Hardware Descriptive Language




Sequential programming language












THINK



How can we describe HW's concurrent behavior?




Procedural Block






2. Behavioral Modeling


Initial Statement: overview



Initial Statement: Example


```
module tb_initial;
         reg x, y, a, b, m;
         // 1st block
            m = 1'b0;
         // 2ed block
11
         begin
12
             #5 a = 1'b1;
13
             #25 b = 1'b0;
         end
15
         // 3rd block
17
         begin
             #10 x = 1'b0;
             #25 y = 1'b1;
21
         end
         // 4th block
             #50 $finish;
     endmodule
```







Always Statement: overview




... "always" block is similar to an infinite loop in C language ...




Always Statement: Example


```
module clock_gen;
reg clk;
// 1. Initialize clk at time = 0
initial begin
   clk = 1'b0;
end
// 2. Toggle clk every half-cycle to produce time period = 2\ell
    #10 clk = ~clk;
// 3. Finish system tick
initial
    #1000 $finish;
endmodule
```





Always Statement: Event control






→ Sensitivity <mark>조건</mark>을 만족할 때만 event를 계속해서 수행

- Multiple List
- → always @(a, b, ..., n) / always @(a or b or ... n)
- Edge Trigger
- → always @(posedge/negedge sig)
- Wild Card
- → always @* / always @(*)



Always Statement: AND gate modeling1









Always Statement: AND gate modeling2

```
module dff_ander (
    in1, in2, out, clk
input wire in1, in2, clk;
output reg out;
always @(posedge clk)
begin
    out = in1 & in2;
end
endmodule
```






Procedural Assignment



- Type of LHS = reg
- 또 다른 procedural assignment가 변수의 값을 업데이트 하기 전까지는 값을 유지(∴ reg)

Blocking assignment




```
always @(posedge clk, negedge n_rst)
begin
b = a; // task #1
c = b; // task #2
a = c; // task #3
end
```

... executed in the order tasks are specified in a sequential block



Non-Blocking assignment



Each task doesn't wait for the others to complete execution!

```
always @(posedge clk, negedge n_rst)
begin
// each task simultaneously occurs at positive clk edge
    b <= a; // task #1
    c <= b; // task #2
    a <= c; // task #3
end</pre>
```

Non-blocking is used to deliver/assign multiple value at the same time




Blocking vs Non-Blocking

```
module non_blocking;
3 reg [3:0] A;
  reg [3:0] B;
5 reg [3:0] C;
   reg [3:0] D;
   reg clk;
        clk = 1'b0;
   initial begin
       A = 4'd0; B = 4'd0; C = 4'd0; D = 4'd0;
    end
       #10 clk = ~clk;
   always @(posedge clk)
        A = A + 1; display("[\%0t] A = 0x\%4h", <math>time, A);
       B = A + 1; display("[\%0t] B = 0x\%4h", <math>time, B);
    end
   always @(posedge clk)
   begin
       C \leftarrow C + 1; \frac{1}{3} = 0; C = 0;
       D \leftarrow C + 1; display("[\%0t] D = 0x\%4h", <math>time, D);
   end
       #100 $finish;
   endmodule
```

```
xcelium> run
[10] A = 0x0001
[10] B = 0x0002
[10] C = 0x0000
[10] D = 0x0000
[30] A = 0x0002
[30] B = 0x0003
[30] C = 0x0001
[30] D = 0x0001
[50] A = 0x0003
[50] B = 0x0004
[50] C = 0x0002
[50] D = 0x0002
[70] A = 0x0004
[70] B = 0x0005
[70] C = 0x0003
[70] D = 0x0003
[90] A = 0x0005
[90] B = 0x0006
[90] C = 0x0004
[90] D = 0x0004
Simulation complete via $finish(1) at time 100 NS + 0
```

Blocking vs Non-Blocking





Conditional Statement: if-(if)else

```
. . .
    if (number_queue < MAX_QUEUE_DEPTH)</pre>
    begin
                                                                             많은 if-else if 구문이 중첩되어 있다면
        data_queue = data;
                                                                             어떤 문제가 있을까?
        num_dueue = num_dueue + 1;
    end
9 v begin
        $display("Data queue has been full. Try again");
    end
12
13
14
15 ~
        (alu_control
        out = in1 + in2;
        e if (alu_control
                                                                            어떤 모듈로 합성 될까?
        out = in1 - in2;
            (alu_control
        out = in1 * in2;
21 velse // exception handling
        $display("Wrong control signal!!!");
23
```

Conditional Statement: case

```
module mux4_to_1 (
         out,
         in0, in1, in2, in3,
         sel1, sel0
     );
     output reg out;
     input wire in0, in1, in2, in3;
     input wire sel1, sel0;
10
11
     always @(*)
13
         if (\{sel1, sel0\} = 2'd0)
         out = in0;
15
         else if ({sel1, sel0} == 2'd1)
         out = in1;
         else if(\{sel1, sel0\} = 2'd2)
         out = in2;
         else if(\{sel1, sel0\} = 2'd3)
19
         out = in3;
21
22
         $display("Error!!");
     endmodule
```

```
module mux4_to_1 (
    out,
    in0, in1, in2, in3,
    sel1, sel0
);
output reg out;
input wire in0, in1, in2, in3;
input wire sel1, sel0;
always @(*) // same as always @(sel0, sel1, in0, in1, in2, in3, in4)
    case ({sel1, sel0}) // bit concatenantion
        2'd0 : out = in0;
        2'd1 : out = in1;
        2'd2 : out = in2;
        2'd3 : out = in3;
       default: $display("Error!!!");
    endcase
endmodule
```

LAB(1)

• 4X1 MUX Behavioral Design



LAB(2)

- Make the counter design that counts 100
 - Counts at positive clock
 - Counts when active-low reset is released
- Verifying DUT using testbench



LAB(3)

- Make the counter design that counts 100
 - Counts at positive clock
 - Counts when active-low reset is released
 - At every 100 cycle, counting 100 should repeats
- Verifying DUT using testbench



LAB(4)

- Make 1-bit register referring to the description below:
 - Use positive edge clock
 - Use active low reset
- Verifying DUT using testbench



LAB(5)

- Make 4-bit register referring to the description below:
 - Use positive edge clock
 - Use active low reset
- Verifying DUT using testbench



LAB(6)

- Make 10-bit adder referring to the description below:
 - Use positive edge clock
 - Use active low reset
- Verifying DUT using testbench

