





1. Gate Level Modeling

Abstraction Level






Gate-level Modeling




- Gate-level modeling
 - ◆ 게이트 및 연결관계를 직관적으로 표현
 - ◆ Gate Schematic과 HDL module이 1:1로 대응

```
module full_adder_gatelevel_module (a, b, cin, sum, cout);
       input a, b, cin;
       output sum, cout;
       // xor out 1 and xnor out 2 is not used
       // wire xor out 1;
       wire xnor out 1;
       // xnor out 2;
       // wire not out 1;
       wire and out 1, and out 2, and out 3;
       wire or_out_1;
       //sum = (a \odot b) \odot (cin)
       //Fill this out
       xnor_gatelevel_gate xnor_1 (.a(a), .b(b), .out(xnor_out_1));
       xnor gatelevel gate xnor 2 (.a(xnor out 1), .b(cin), .out(sum));
       //cout = b(cin) + a(cin) + ab
       //Fill this out
       and_gate and_1 (.a(b), .b(cin), .out(and_out_1));
       and gate and 2 (.a(a), .b(cin), .out(and out 2));
       and_gate and_3 (.a(a), .b(b), .out(and_out_3));
       or_gate or_1 (.a(and_out_1), .b(and_out_2), .out(or_out_1));
       or_gate or_2 (.a(or_out_1), .b(and_out_3), .out(cout));
    endmodule
```

Types of Gate: Overview




Types of Gate: Multiple to 1 Gate



Gate Instance_Name (OUTPUT, INPUT1, INPUT2, ...)

```
out, i1, i2, i3;
// formal gate instantiation
and and1
            (out, i1, i2);
nand nand1
            (out, i1, i2);
            (out, i1, i2);
or or1
            (out, i1, i2);
nor nor2
xor xor2
            (out, i1, i2);
xnor xnor2
           (out, i1, i2);
// n-input gate
and and3
            (out, in1, in2, in3);
// instantiation without name
            (out, in1, in2, in3);
```

Types of Gate: 1 to Multiple



```
wire out1, out2, in;
// formal gate instantiation
buf buf1
            (out1, in);
not not1
            (out1, in);
// N-output gate
buf buf2
            (out1, out2, in);
// instantiation without name
            (out2, in);
not
```

Gate Instance_Name (OUTPUT1, OUTPUT2, ..., INPUT)






2. Module & Instance


Module: Definition

◆ Module

- ◆ Verilog에서 기본적인 설계 블록
- ◆ 상위 블록에 필요한 기능들을 제공
- → Hierarchical Structure | Design Methodology
- ◆ In/output의 포트 인터페이스를 제공하고 내부 상황은 은닉시킴
- \rightarrow abstraction / encapsulation
- ◆ 특정한 object가 만들어지는데 template을 제공함(module invocation)



Modularization
/ Hardware Descripting




Source: TI, SN54ALS153, Dual 1of-4 Data Selectors

```
/*
Module Name: 4 X 1 multiplexor
Date Created: 20-Aug-2023
Author: William Woo
Logic: out = (-sell & -sel0 & in1) | (-sel1 & sel0 & in2) |
(sel1 & -sel0 & in3) | (sel1 & sel0 & in4);
Revision: v0.1

*/
module mux4_t0_1 // 4 to 1 multiplexor
(out, // lbit output
in1, // lbit input2
in3, // lbit input2
in4, // lbit input3
in4, // lbit input4
sel1, // lbit selection1
sel0); // lbit selection2
// port declaration
output wire out;
input wire sel0, sel1;
// data flow statement
assign out = (-sel1 & -sel0 & in3) | (-sel1 & sel0 & in4);
endmodule // finish describing the module
```



Module: component & skeleton



```
module module_name (
         // emumerate port list
         in_a,
         in_b,
         out_s
     );
    // port declaration
    input wire in_a;
    input wire in_b;
11
     output [3:0] out_s;
12
13
    // Data flow statement
15
     // Behavioral statement
    // 1. always block
    always @() begin
19
21
     end
    // 2. initial block
24
     initial begin
25
     end
     endmodule
```

Instance: Concept

Instance

- ◆ Module을 이용하여 실제로 구현된 객체(object)
- Module → 조리법(template) | Instance → 실제 음식(조립)
- ◆ Instantiation: Module이 Instance로 만들어지는 것. 상위 module에서 하위 module을 계층적으로 불러오는 것(invocation)
- ◆ 실제적인 이름, 변수, 파라미터 및 I/O Interface를 가짐





Source + Noodle Instantiation









Noodle Module




Gate Instantiation



Primitive Gate



Instantiation








3. Testbench

Testbench



- Design Block
 - ◆ 설계 모듈 블록
 - ◆ DUT = Design Under Test
- ♦ Stimulus Block
 - ◆ DUT를 테스트하고 로직의 결과를 확인하는 블록
 - ◆ Testbench 라고도 불림



Testbench by example

```
module stimulus;
    reg clk; // Input
    reg reset; // Input
    wire [3:0] q; // Output
                                                                             DUT instantiation
    ripple_carry_counter r1 (.q(q), .clk(clk), .reset(reset));
    initial
    clk = 1'b0; // Set clk to 0
                                                                              Clock Generation
    #5 clk = ~clk; // Toggle clk every 5 time units
    reset = 1'b1;
    #25 reset = 1'b0;
                                                                             Apply stimulus
    #180 reset = 1'b1;
    #10 reset = 1'b0;
18
                                                                              Check Result
    $monitor($time, "Output q = %d", q);
     endmodule
```

LAB

- 1. Download Datasheet
- 2. DUT design(Gate Level)
- 3. Stimulus design(no clock)
- 4. Run simple simulation(single step)