COMPUTER ORGANIZATION AND DESIGN

The Hardware/Software Interface

Chapter 3


Arithmetic for Computers

Arithmetic for Computers

- Operations on integers
 - Addition and subtraction
 - Multiplication and division
 - Dealing with overflow
- Floating-point real numbers
 - Representation and operations

Integer Addition

Example: 7 + 6



- Overflow if result out of range
 - Adding +ve and –ve operands, no overflow
 - Adding two +ve operands
 - Overflow if result sign is 1
 - Adding two –ve operands
 - Overflow if result sign is 0

Integer Subtraction

- Add negation of second operand
- Example: 7 6 = 7 + (-6)

```
+7: 0000 0000 ... 0000 0111
```

- +1: 0000 0000 ... 0000 0001
- Overflow if result out of range
 - Subtracting two +ve or two –ve operands, no overflow
 - Subtracting +ve from –ve operand
 - Overflow if result sign is 0
 - Subtracting –ve from +ve operand
 - Overflow if result sign is 1

Dealing with Overflow

- Some languages (e.g., C) ignore overflow
 - Use MIPS addu, addui, subu instructions
- Other languages (e.g., Ada, Fortran) require raising an exception
 - Use MIPS add, addi, sub instructions
 - On overflow, invoke exception handler
 - Save PC(next ins' PC) in exception program counter (EPC) register
 - Jump to predefined handler address
 - mfc0 (move from coprocessor reg) instruction can retrieve EPC value, to return after corrective action

Detect Overflow for Signed Addition

- Ideas: (t0=t1+t2, 3 signs: s1, s2, s0)
 - 1.The different signs (s1<>s2), means no overflow;
 - 2.The same signs (s1=s2), means possible overflow:
 If s0=s1, no overflow;

If s0<>s1, overflow and exception.

```
addu $t0, $t1, $t2 \# $t0 = sum, but don't trap xor $t3, $t1, $t2 \# Check if signs differ slt $t3, $t3, $zero \# $t3 = 1 if signs differ bne $t3, $zero, No_overflow \# $t1, $t2 signs \neq, \# so no overflow xor $t3, $t0, $t1 \# signs =; sign of sum match too? \# $t3 negative if sum sign different slt $t3, $t3, $zero \# $t3 = 1 if sum sign different bne $t3, $zero, Overflow \# All 3 signs \neq; goto overflow
```

Detect Overflow for Unsigned Addition

- Ideas: (t0=t1+t2)
 - if t1+t2>2³²-1, (t2>2³²-1-t1),overflow and exception 2³²-1-t1 is t1's negation.

```
addu $t0, $t1, $t2  # $t0 = sum  
nor $t3, $t1, $zero  # $t3 = NOT $t1  
# (2's comp - 1: 2^{32} - $t1 - 1)  
sltu $t3, $t3, $t2  # (2^{32} - $t1 - 1) < $t2  
# \Rightarrow 2^{32} - 1 < $t1 + $t2  
bne $t3,$zero,Overflow # if(2^{32}-1<$t1+$t2) goto overflow
```

Arithmetic for Multimedia

- Graphics and media processing operates on vectors of 8-bit and 16-bit data
 - Use 64-bit adder, with partitioned carry chain
 - Operate on 8×8 -bit, 4×16 -bit, or 2×32 -bit vectors
 - SIMD (single-instruction, multiple-data)
- Saturating operations
 - On overflow, result is largest representable value
 - different with 2s-complement modulo arithmetic
 - E.g., clipping in audio, saturation in video

Supplement Content


- Appendix B.5
- 1. 1 bit-ALU for AND,OR,ADDITION,SUBTRACTION and NOR
- 2. 32 bit-ALU
- 3. 32 bit-ALU can set bi on less(for SLT),
- can detect overflow and zero.

Appendix B.5: Basic ALU


ALU: arithmetic logic unit, performs arithmetic operations or logical operations.

4 blocks (AND and OR gates, inverters, and multiplexors) →1-bit ALU
1-bit ALU→32-bit-wide ALU

(1) 1-bit logical unit for AND and OR



(2) 1-bit adder



Input and output specification for a 1-bit adder:

	uts	Outp	Inputs		
Comments	Sum	CarryOut	Carryin	b	a
$0 + 0 + 0 = 00_{tv}$	0	0	0	0	0
$0 + 0 + 1 = 01_{tv}$	1	0	1	0	0
$0 + 1 + 0 = 01_{tv}$	1	0	0	1	0
0 + 1 + 1 = 10 _{tv}	0	1	1	1	0
1 + 0 + 0 = 01 _{tv}	1	0	0	0	1
1 + 0 + 1 = 10 _{tv}	0	1	1	0	1
1 + 1 + 0 = 10 _{tv}	0	1	0	1	1
1 + 1 + 1 = 11 _{tv}	1	1	1	1	1


Carryout

- =(b·CarryIn)+(a·CarryIn)+(a·b)+(a·b·CarryIn)
- =(b·CarryIn)+(a·CarryIn)+(a·b)
- $=(a+b) \cdot CarryIn+(a\cdot b)$

$$Sum = (a \cdot \overline{b} \cdot \overline{CarryIn}) + (\overline{a} \cdot b \cdot \overline{CarryIn}) + (\overline{a} \cdot \overline{b} \cdot \overline{CarryIn}) + (a \cdot b \cdot \overline{CarryIn})$$

Sum=a⊕ b⊕ CarryIn


- (3) Adder hardware for the carryout signal
- (4) 1-bit ALU that performs AND, OR, and addition



B.5.2 32-Bit ALU

(1) Ripple Carry Adder

Addition:
directly linking
the carries of
1-bit adders




B.5.2 32-Bit ALU

(2)Subtraction:

adding the negative operand (invert each bit and then add 1)

$$a + \overline{b} + 1 = a + (\overline{b} + 1) = a + (-b) = a - b$$




A 1-bit ALU that performs AND, OR, and addition on a and b or a and \overline{b} .

B.5.2 32-Bit ALU

(3)Nor:


$$(\overline{a+b}) = \overline{a} \cdot \overline{b}$$



A 1-bit ALU that performs AND, OR, and addition on a and b or \overline{a} and \overline{b} .

B.5.3 Tailor the 32-Bit ALU to MIPS


(1) SIt (if a<b, set LSB, depend on the MSB/Sign of result) $(a-b)<0 \rightarrow ((a-b)+b)<(0+b) \rightarrow a<b$



computers — 18

B.5.3 Tailor the 32-Bit ALU to MIPS


Bit31 of an adder (including set bit and overflow detect)



B.5.3

The Less(bit1-bit30) inputs are connected to 0 except for the lsb(bit0), which is connected to the Set output of the msb(bit31/sign).

If the ALU performs a-b and we select the input 3(input=3) in the multiplexor, then Result = 0...001 if a<b, and Result = 0...000 otherwise.



B.5.3 Tailor the 32-Bit ALU to MIPS

(2) **Bnegate** Signal

Notice: Set both CarryIn and Binvert to 1 for subtraction only.


→ Combining the CarryIn and Binvert to Bnegate.

(3)Beq/Bne

$$(a - b = 0) \Rightarrow a = b$$

B.5.3

(4) Final 32bit ALU



B.5.3 Tailor the 32-Bit ALU to MIPS


(5)Control and Operations

Ainvert-Bnegate-OP1OP0(4-bit signals)

ALU control lines	Function
0000	AND
0001	OR
0010	add
0110	subtract
0111	set on less than
1100	NOR

B.5.3 Tailor the 32-Bit ALU to MIPS

(6) ALU Symbol and Control



B.5.4 Define MIPS ALU in Verilog

(1) Behavioral Definition

```
module MIPSALU (ALUCtl, A, B, ALUOut, Zero);
   input [3:0] ALUctl;
   input [31:0] A,B;
   output reg [31:0] ALUOut;
   output Zero;
   assign Zero = (ALUOut==0); //Zero is true if ALUOut is 0
   always @(ALUctl, A, B) begin //reevaluate if these change
      case (ALUct1)
         0: ALUOut <= A & B:
         1: ALUOut <= A | B;
         2: ALUOut <= A + B;
         6: ALUOut <= A - B:
         7: ALUOut <= A < B ? 1 : 0:
         12: ALUOut <= ~(A | B); // result is nor
         default: ALUOut <- 0;
      endcase
    end
endmodule
```

B.5.4 Define MIPS ALU in Verilog

(2) ALU Control

```
module ALUControl (ALUOp, FuncCode, ALUCtl);
   input [1:0] ALUOp;
   input [5:0] FuncCode;
   output [3:0] reg ALUCt1;
   always case (FuncCode)
   32:ALUCt1<=2: // add
   34:ALUCt1<=6; //subtract
   36:ALUCt1<=0: // and
   37:ALUCt1<=1: // or
   39:ALUCt1<=12; // nor
   42:ALUCt1<=7: // slt
   default:ALUCt1<-15; // should not happen
   endcase
endmodule
```

Supplement Content

- Appendix B.6: Carry Lookahead
- 1. Ripple Carry on first level
- Propagate and Generate
- C_{i+1}=ai⋅bi+(ai+bi) ⋅C_i=gi+pi ⋅C_i
- 2. Fast carry on second level
- Gi and Pi
- 3. Delay analysis for 16bit-Ripple Carry and Carry Lookahead
- 32T VS 5T

Appendix B.6: Carry Lookahead

B.6.1 Fast Carry Using "Infinite" Hardware

CarryIn2 = Carryout1

```
CarryIn2=(b1·CarryInI)+(a1·CarryIn1)+(a1·b1)
CarryIn1=(b0·CarryIn0)+(a0·CarryIn0)+(a0·b0)
c2=(b1·c1)+(a1·c1)+(a1·b1)
c1=(b0·c0)+(a0·c0)+(a0·b0)
```

$$c2=(a1\cdot a0\cdot b0)+(a1\cdot a0\cdot c0)\cdot (a1\cdot b0\cdot c0)$$

+(b1\cdot a0\cdot b0)+(b1\cdot a0\cdot c0)+(b1\cdot b0\cdot c0)+(a1\cdot b1)

B.6.2 First Level of Abstraction for Fast Carry

$$ci + 1 = (bi \cdot ci) + (ai \cdot ci) + (ai \cdot bi)$$

$$= (ai \cdot bi) + (ai + bi) \cdot ci$$

$$gi = ai \cdot bi$$

$$pi = ai + bi$$

$$ci + 1 = gi + pi \cdot ci$$

$$c1 = g0 + (p0 \cdot c0)$$

$$c2 = g1 + (p1 \cdot g0) + (p1 \cdot p0 \cdot c0)$$


$$c3 = g2 + (p2 \cdot g1) + (p2 \cdot p1 \cdot g0) + (p2 \cdot p1 \cdot p0 \cdot c0)$$

$$c4 = g3 + (p3 \cdot g2) + (p3 \cdot p2 \cdot g1) + (p3 \cdot p2 \cdot p1 \cdot g0) + (p3 \cdot p2 \cdot p1 \cdot g0)$$

$$+ (p3 \cdot p2 \cdot p1 \cdot p0 \cdot c0)$$

B.6.2

A plumbing analogy for carry lookahead for 1 bit, 2 bits, and 4 bits using water pipes and valves.




B.6.3 Fast Carry Using the Second Level of Abstraction

The four 4-bit adder blocks

$$\begin{array}{lll} P0 = p3 \cdot p2 \cdot p1 \cdot p0 & G0 = g3 + (p3 \cdot g2) + (p3 \cdot p2 \cdot g1) + (p3 \cdot p2 \cdot p1 \cdot g0) \\ P1 = p7 \cdot p6 \cdot p5 \cdot p4 & G1 = g7 + (p7 \cdot g6) + (p7 \cdot p6 \cdot g5) + (p7 \cdot p6 \cdot p5 \cdot g4) \\ P2 = p11 \cdot p10 \cdot p9 \cdot p8 & G2 = g11 + (p11 \cdot g10) + (p11 \cdot p10 \cdot g9) + (p11 \cdot p10 \cdot p9 \cdot g8) \\ P3 = p15 \cdot p14 \cdot p13 \cdot p12 & G3 = g15 + (p15 \cdot g14) + (p15 \cdot p14 \cdot g13) + (p15 \cdot p14 \cdot p13 \cdot g12) \end{array}$$

B.6.3

A plumbing analogy for the next-level carry-lookahead signals P0 and G0



Example

Determine the gi, pi, Pi, Gi of these two 16-bit numbers:

a: 0001 1010 0011 0011

b: 1110 0101 1110 1011

Carry0ut15 (C4)=?

1.Calculate gi, pi(1T: 1 gate delay)

```
a: 0001 1010 0011 0011
b: 1110 0101 1110 1011
gi: 0000 0000 0010 0011
pi: 1111 1111 1111 1011
```

Example

2.Calculate Pi, Gi(2T: 1T for Pi, 2T for Gi)

$$P3 = 1 \cdot 1 \cdot 1 \cdot 1 = 1$$

$$P2 = 1 \cdot 1 \cdot 1 \cdot 1 = 1$$

$$P1 = 1 \cdot 1 \cdot 1 \cdot 1 = 1$$

$$P0 = 1 \cdot 0 \cdot 1 \cdot 1 = 0$$

$$G0 = g3 + (p3 \cdot g2) + (p3 \cdot p2 \cdot g1) + (p3 \cdot p2 \cdot p1 \cdot g0)$$

$$= 0 + (1 \cdot 0) + (1 \cdot 0 \cdot 1) + (1 \cdot 0 \cdot 1 \cdot 1) = 0 + 0 + 0 + 0 = 0$$

$$G1 = g7 + (p7 \cdot g6) + (p7 \cdot p6 \cdot g5) + (p7 \cdot p6 \cdot p5 \cdot g4)$$

$$= 0 + (1 \cdot 0) + (1 \cdot 1 \cdot 1) + (1 \cdot 1 \cdot 1 \cdot 0) = 0 + 0 + 1 + 0 = 1$$

$$G2 = g11 + (p11 \cdot g10) + (p11 \cdot p10 \cdot g9) + (p11 \cdot p10 \cdot p9 \cdot g8)$$

$$= 0 + (1 \cdot 0) + (1 \cdot 1 \cdot 0) + (1 \cdot 1 \cdot 1 \cdot 0) = 0 + 0 + 0 + 0 = 0$$


$$G3 = g15 + (p15 \cdot g14) + (p15 \cdot p14 \cdot g13) + (p15 \cdot p14 \cdot p13 \cdot g12)$$

$$= 0 + (1 \cdot 0) + (1 \cdot 1 \cdot 0) + (1 \cdot 1 \cdot 1 \cdot 0) = 0 + 0 + 0 + 0 = 0$$

3.Calculate C4(2T)

$$C4 = G3 + (P3 \cdot G2) + (P3 \cdot P2 \cdot G1) + (P3 \cdot P2 \cdot P1 \cdot G0) + (P3 \cdot P2 \cdot P1 \cdot P0 \cdot c0) = 0 + (1 \cdot 0) + (1 \cdot 1 \cdot 1) + (1 \cdot 1 \cdot 1 \cdot 0) + (1 \cdot 1 \cdot 1 \cdot 0 \cdot 0) = 0 + 0 + 1 + 0 + 0 = 1$$

Four 4-bit ALUs using carry lookahead to form a 16-bit adder



Speed of Ripple Carry VS Carry Lookahead

For the path from carry in to carry out:

Ripple Carry: 16 X 2=32 gate delays.

Carry lookahead: 2+2+1=5 gate delays.

Hence, the 16-bit addition by a carry-lookahead adder is six times faster.

Elaborations

1. How to support of shift instructions.


A circuit called a barrel shifter, which can shift from 1 to 31 bits in no more time than it takes to add two 32-bit numbers, so shifting is normally done outside the ALU.

2. Full adder can be expressed more simply by using exclusive OR gate.


Sum=a⊕ b⊕ CarryIn

Multiplication


Start with long-multiplication approach



Length of product is the sum of operand lengths



Multiplication Hardware




Multiply Example

Using 4-bit numbers to save space, multiply $2_{ten}*3_{ten}$, or $0010_{two}*0011_{two}$.

Iteration	Step	Multiplier	Multiplicand	Product
0	Initial values	0011	0000 0010	0000 0000
1	1a: 1 ⇒ Prod = Prod + Mcand	0011	0000 0010	0000 0010
	2: Shift left Multiplicand	0011	0000 0100	0000 0010
	3: Shift right Multiplier	0001	0000 0100	0000 0010
2	1a: 1 ⇒ Prod = Prod + Mcand	0001	0000 0100	0000 0110
	2: Shift left Multiplicand	0001	0000 1000	0000 0110
	3: Shift right Multiplier	0000	0000 1000	0000 0110
3	1: 0 ⇒ No operation	0000	0000 1000	0000 0110
	2: Shift left Multiplicand	0000	0001 0000	0000 0110
	3: Shift right Multiplier	0000	0001 0000	0000 0110
4	1: 0 ⇒ No operation	0000	0001 0000	0000 0110
	2: Shift left Multiplicand	0000	0010 0000	0000 0110
	3: Shift right Multiplier	0000	0010 0000	0000 0110

Optimized Multiplier


Perform steps in parallel: add/shift



- One cycle per partial-product addition
 - That's ok, if frequency of multiplications is low

Faster Multiplier

- Uses multiple adders
 - Cost/performance tradeoff




- Can be pipelined
 - Several multiplication performed in parallel

MIPS Multiplication

- Two 32-bit registers for product
 - HI: most-significant 32 bits
 - LO: least-significant 32-bits
- Instructions
 - mult rs, rt / multu rs, rt
 - 64-bit product in HI/LO
 - mfhi rd / mflo rd
 - Move from HI/LO to rd
 - Can test HI value to see if product overflows 32 bits
 - mul rd, rs, rt (pseudo instuction)
 - Least-significant 32 bits of product —> rd


Division



n-bit operands yield *n*-bit quotient and remainder

- Check for 0 divisor
- Long division approach
 - If divisor ≤ dividend bits
 - 1 bit in quotient, subtract
 - Otherwise
 - 0 bit in quotient, bring down next dividend bit
- Restoring division
 - Do the subtract, and if remainder goes < 0, add divisor back
- Signed division
 - Divide using absolute values
 - Adjust sign of quotient and remainder as required

Division Hardware




Division Example

Divide 7_{ten} by 2_{ten} , or 0000 0111_{two} by 0010_{two}.


Iteration	Step	Quotient	Divisor	Remainder
0	Initial values	0000	0010 0000	0000 0111
1	1: Rem = Rem - Div	0000	0010 0000	1110 0111
	2b: Rem $< 0 \implies$ +Div, sll Q, Q0 = 0	0000	0010 0000	0000 0111
	3: Shift Div right	0000	0001 0000	0000 0111
2	1: Rem = Rem - Div	0000	0001 0000	1111 0111
	2b: Rem $< 0 \implies$ +Div, sll Q, Q0 = 0	0000	0001 0000	0000 0111
	3: Shift Div right	0000	0000 1000	0000 0111
3	1: Rem = Rem - Div	0000	0000 1000	@111 1111
	2b: Rem $< 0 \implies$ +Div, sll Q, Q0 = 0	0000	0000 1000	0000 0111
	3: Shift Div right	0000	0000 0100	0000 0111
	1: Rem = Rem - Div	0000	0000 0100	@000 0011
4	2a: Rem $\geq 0 \Rightarrow$ sll Q, Q0 = 1	0001	0000 0100	0000 0011
	3: Shift Div right	0001	0000 0010	0000 0011
5	1: Rem = Rem - Div	0001	0000 0010	@000 0001
	2a: Rem $\geq 0 \implies$ sll Q, Q0 = 1	0011	0000 0010	0000 0001
	3: Shift Div right	0011	0000 0001	0000 0001

Optimized Divider



- One cycle per partial-remainder subtraction
- Looks a lot like a multiplier!
 - Same hardware can be used for both

Optimized Multiplier & Divider



Faster Division


- Can't use parallel hardware as in multiplier
 - Subtraction is conditional on sign of remainder
- Faster dividers (e.g. SRT division)
 generate multiple quotient bits per step
 - Still require multiple steps

MIPS Division

- Use HI/LO registers for result
 - HI: 32-bit remainder
 - LO: 32-bit quotient
- Instructions
 - div rs, rt / divu rs, rt
 - No overflow or divide-by-0 checking
 - Software must perform checks if required
 - Use mfhi, mflo to access result

Floating Point

- Representation for non-integral numbers
 - Including very small and very large numbers
- Like scientific notation



- In binary
 - $\pm 1.xxxxxxx_2 \times 2^{yyyy}$
- Types float and double in C

Floating Point Standard

- Defined by IEEE Std 754-1985
- Developed in response to divergence of representations
 - Portability issues for scientific code
- Now almost universally adopted
- Two representations
 - Single precision (32-bit)
 - Double precision (64-bit)

IEEE Floating-Point Format

single: 8 bits single: 23 bits double: 11 bits double: 52 bits

S Exponent Fraction

$$x = (-1)^{S} \times (1 + Fraction) \times 2^{(Exponent-Bias)}$$

- S: sign bit $(0 \Rightarrow \text{non-negative}, 1 \Rightarrow \text{negative})$
- Normalize significand: 1.0 ≤ |significand| < 2.0</p>
 - Always has a leading pre-binary-point 1 bit, so no need to represent it explicitly (hidden bit)
 - Significand is Fraction with the "1." restored
- Exponent: excess representation: actual exponent + Bias
 - Ensures exponent is unsigned
 - Single: Bias = 127; Double: Bias = 1023

Single-Precision Range

- Exponents 00000000 and 11111111 reserved
- Smallest value
 - Exponent: 00000001⇒ actual exponent = 1 - 127 = -126
 - Fraction: $000...00 \Rightarrow \text{significand} = 1.0$
 - $\pm 1.0 \times 2^{-126} \approx \pm 1.2 \times 10^{-38}$
- Largest value
 - exponent: 11111110⇒ actual exponent = 254 127 = +127
 - Fraction: 111...11 ⇒ significand ≈ 2.0
 - $\pm 2.0 \times 2^{+127} \approx \pm 3.4 \times 10^{+38}$

Double-Precision Range

- Exponents 0000...00 and 1111...11 reserved
- Smallest value
 - Exponent: 0000000001⇒ actual exponent = 1 - 1023 = -1022
 - Fraction: $000...00 \Rightarrow \text{significand} = 1.0$
 - $\pm 1.0 \times 2^{-1022} \approx \pm 2.2 \times 10^{-308}$
- Largest value
 - Exponent: 11111111110⇒ actual exponent = 2046 1023 = +1023
 - Fraction: 111...11 ⇒ significand ≈ 2.0
 - $\pm 2.0 \times 2^{+1023} \approx \pm 1.8 \times 10^{+308}$

Floating-Point Precision

- Relative precision
 - all fraction bits are significant
 - Single: approx 2⁻²³
 - Equivalent to 23 × log₁₀2 ≈ 23 × 0.3 ≈ 6 decimal digits of precision
 - Double: approx 2⁻⁵²
 - Equivalent to 52 × log₁₀2 ≈ 52 × 0.3 ≈ 16 decimal digits of precision

Floating-Point Example

- Represent –0.75
 - $-0.75 = (-1)^1 \times 1.1_2 \times 2^{-1}$
 - S = 1
 - Fraction = $1000...00_2$
 - Exponent = -1 + Bias
 - Single: $-1 + 127 = 126 = 011111110_2$
 - Double: -1 + 1023 = 1022 = 011111111110₂
- Single: 1011111101000...00
- Double: 10111111111101000....00

Floating-Point Example

 What number is represented by the singleprecision float

11000000101000...00

- S = 1
- Fraction = $01000...00_2$
- Exponent = $10000001_2 = 129$

$$x = (-1)^{1} \times (1 + 0.25) \times 2^{(129 - 127)}$$

$$= (-1) \times 1.25 \times 2^{2}$$

$$= -5.0$$

Denormal Numbers

Exponent = $000...0 \Rightarrow$ hidden bit is 0

$$x = (-1)^{S} \times (0 + Fraction) \times 2^{(1-Bias)}$$

- Smaller than normal numbers
 - allow for gradual underflow, with diminishing precision
- Denormal with fraction = 000...0

$$x = (-1)^{S} \times (0+0) \times 2^{(1-Bias)} = \pm 0.0$$

Two representations of 0.0!

Infinities and NaNs

- Exponent = 111...1, Fraction = 000...0
 - ± Infinity
 - Can be used in subsequent calculations, avoiding need for overflow check
- Exponent = 111...1, Fraction ≠ 000...0
 - Not-a-Number (NaN)
 - Indicates illegal or undefined result
 - e.g., 0.0 / 0.0
 - Can be used in subsequent calculations

Floating-Point Addition


- Consider a 4-digit decimal example
 - \bullet 9.999 \times 10¹ + 1.610 \times 10⁻¹
- 1. Align decimal points
 - Shift number with smaller exponent
 - \bullet 9.999 \times 10¹ + 0.016 \times 10¹
- 2. Add significants
 - \bullet 9.999 \times 10¹ + 0.016 \times 10¹ = 10.015 \times 10¹
- 3. Normalize result & check for over/underflow
 - \bullet 1.0015 \times 10²
- 4. Round and renormalize if necessary
 - 1.002×10^{2}

Floating-Point Addition

- Now consider a 4-digit binary example
 - $-1.000_2 \times 2^{-1} + -1.110_2 \times 2^{-2} (0.5 + -0.4375)$
- 1. Align binary points
 - Shift number with smaller exponent
 - $-1.000_2 \times 2^{-1} + -0.111_2 \times 2^{-1}$
- 2. Add significands
 - $-1.000_2 \times 2^{-1} + -0.111_2 \times 2^{-1} = 0.001_2 \times 2^{-1}$
- 3. Normalize result & check for over/underflow
 - $1.000_2 \times 2^{-4}$, with no over/underflow
- 4. Round and renormalize if necessary
 - \blacksquare 1.000₂ × 2⁻⁴ (no change) = 0.0625


FP Adder Hardware

- Much more complex than integer adder
- Doing it in one clock cycle would take too long
 - Much longer than integer operations
 - Slower clock would penalize all instructions
- FP adder usually takes several cycles
 - Can be pipelined



Floating-point Addition

FP Adder Hardware



Chapter 3 — Arithmetic for Computers — 65

Floating-Point Multiplication

- Consider a 4-digit decimal example
 - \bullet 1.110 \times 10¹⁰ \times 9.200 \times 10⁻⁵
- 1. Add exponents
 - For biased exponents, subtract bias from sum
 - New exponent = 10 + -5 = 5
- 2. Multiply significands
 - $1.110 \times 9.200 = 10.212 \Rightarrow 10.212 \times 10^{5}$
- 3. Normalize result & check for over/underflow
 - -1.0212×10^{6}
- 4. Round and renormalize if necessary
 - 1.021×10^{6}
- 5. Determine sign of result from signs of operands
 - $+1.021 \times 10^{6}$

Floating-Point Multiplication

- Now consider a 4-digit binary example
 - $1.000_2 \times 2^{-1} \times -1.110_2 \times 2^{-2} (0.5 \times -0.4375)$
- 1. Add exponents
 - Unbiased: -1 + -2 = -3
 - Biased: (-1 + 127) + (-2 + 127) = -3 + 254 127 = -3 + 127
- 2. Multiply significands
 - $1.000_2 \times 1.110_2 = 1.110_2 \Rightarrow 1.110_2 \times 2^{-3}$
- 3. Normalize result & check for over/underflow
 - $1.110_2 \times 2^{-3}$ (no change) with no over/underflow
- 4. Round and renormalize if necessary
 - $1.110_2 \times 2^{-3}$ (no change)
- 5. Determine sign: +ve \times –ve \Rightarrow –ve
 - $-1.110_2 \times 2^{-3} = -0.21875$

FP Arithmetic Hardware

- FP multiplier is of similar complexity to FP adder
 - But uses a multiplier for significands instead of an adder
- FP arithmetic hardware usually does
 - Addition, subtraction, multiplication, division, reciprocal, square-root
 - FP ↔ integer conversion
- Operations usually takes several cycles
 - Can be pipelined

FP Instructions in MIPS

- FP hardware is coprocessor 1
 - Adjunct processor that extends the ISA
- Separate FP registers
 - 32 single-precision: \$f0, \$f1, ... \$f31
 - Paired for double-precision: \$f0/\$f1, \$f2/\$f3, ...
 - Release 2 of MIPs ISA supports 32 imes 64-bit FP reg's
- FP instructions operate only on FP registers
 - Programs generally don't do integer ops on FP data, or vice versa
 - More registers with minimal code-size impact
- FP load and store instructions
 - lwc1, ldc1, swc1, sdc1
 - e.g., ldc1 \$f8, 32(\$sp)

FP Instructions in MIPS

- Single-precision arithmetic
 - add.s, sub.s, mul.s, div.s
 - e.g., add.s \$f0, \$f1, \$f6
- Double-precision arithmetic
 - add.d, sub.d, mul.d, div.d
 - e.g., mul.d \$f4, \$f4, \$f6
 (\$f4/\$f5*\$f6/\$f7→\$f4/\$f5)
- Single- and double-precision comparison
 - c.xx.s, c.xx.d (xx is eq, neq, lt, le, gt, ge)
 - Sets or clears FP condition-code bit
 - e.g. c.lt.s \$f3, \$f4
- Branch on FP condition code true or false
 - bc1t, bc1f
 - e.g., bc1t TargetLabel (if cond=1 then branch)

FP Instructions in MIPS

for Double-precision arithmetic:

Name	Register Number	Usage
\$fv0 - \$fv1	0, 2	return values
\$ft0 - \$ft3	4, 6, 8, 10	temporary variables
\$fa0 - \$fa1	12, 14	Function arguments
\$ft4 - \$ft5	16, 18	temporary variables
\$fs0 - \$fs5	20, 22, 24, 26, 28, 30	saved variables

FP Example: ° F to ° C

C code:

```
float f2c (float fahr) {
  return ((5.0/9.0)*(fahr - 32.0));
}
```

- fahr in \$f12, result in \$f0, literals in global memory space
- Compiled MIPS code:

```
f2c: lwc1  $f16, const5($gp)
    lwc1  $f18, const9($gp)
    div.s  $f16, $f16, $f18
    lwc1  $f18, const32($gp)
    sub.s  $f18, $f12, $f18
    mul.s  $f0, $f16, $f18
    jr  $ra
```

FP Example: Array Multiplication

- $X = X + Y \times Z$
 - All 32 × 32 matrices, 64-bit double-precision elements
- C code:

Addresses of x, y, z in \$a0, \$a1, \$a2, and i, j, k in \$s0, \$s1, \$s2

FP Example: Array Multiplication

MIPS code:

```
li $t1, 32
                   # $t1 = 32 (row size/loop end)
   1i $s0, 0
                   # i = 0; initialize 1st for loop
L1: li \$s1, 0 # j = 0; restart 2nd for loop
L2: li \$s2, 0 # k = 0; restart 3rd for loop
   \$11 \$t2, \$s0, 5 \# \$t2 = i * 32 (size of row of x)
   sll $t2, $t2, 3 # $t2 = byte offset of [i][j]
   addu t2, a0, t2 # t2 = byte address of <math>x[i][j]
   1.d f4, 0(t2) # f4 = 8 bytes of x[i][j]
L3: s11 $t0, $s2, 5 # $t0 = k * 32 (size of row of z)
   addu t0, t0, s1 # t0 = k * size(row) + j
   sll $t0, $t0, 3 # $t0 = byte offset of [k][j]
   addu t0, a2, t0 # t0 = byte address of <math>z[k][j]
   l.d f16, 0(t0) # f16 = 8 bytes of z[k][j]
```

...

FP Example: Array Multiplication

\$11 \$t0, \$s0, 5 # \$t0 = i*32 (size of row of y)addu t0, t0, s2 # t0 = i*size(row) + ksll \$t0, \$t0, 3 # \$t0 = byte offset of [i][k] addu \$t0, \$a1, \$t0 # \$t0 = byte address of y[i][k] 1.d f18, 0(t0) # f18 = 8 bytes of y[i][k]mul.d f16, f18, f16 # f16 = y[i][k] * z[k][j]add.d f4, f4, f4 # f4=x[i][j] + y[i][k]*z[k][j]addiu \$s2, \$s2, 1 # \$k k + 1 bne \$s2, \$t1, L3 # if (k != 32) go to L3 s.d f4, O(t2) # x[i][j] = f4addiu \$\$1, \$\$1, 1 # \$j = j + 1bne \$s1, \$t1, L2 # if (j != 32) go to L2 addiu \$s0, \$s0, 1 #\$i = i + 1 bne \$s0, \$t1, L1 # if (i != 32) go to L1

Accurate Arithmetic

- IEEE Std 754 specifies additional rounding control
 - Extra bits of precision (guard, round, sticky)
 - Choice of rounding modes
 - Allows programmer to fine-tune numerical behavior of a computation
- Not all FP units implement all options
 - Most programming languages and FP libraries just use defaults
- Trade-off between hardware complexity, performance, and market requirements

Subword Parallellism

- Graphics and audio applications can take advantage of performing simultaneous operations on short vectors
 - Example: 128-bit adder:
 - Sixteen 8-bit adds
 - Eight 16-bit adds
 - Four 32-bit adds
- Also called data-level parallelism, vector parallelism, or Single Instruction, Multiple Data (SIMD)

x86 FP Architecture

- Originally based on 8087 FP coprocessor
 - 8 × 80-bit extended-precision registers
 - Used as a push-down stack
 - Registers indexed from TOS: ST(0), ST(1), ...
- FP values are 32-bit or 64 in memory
 - Converted on load/store of memory operand
 - Integer operands can also be converted on load/store
- Very difficult to generate and optimize code
 - Result: poor FP performance

x86 FP Instructions

Data transfer	Arithmetic	Compare	Transcendental
FILD mem/ST(i) FISTP mem/ST(i) FLDPI FLD1 FLDZ	FIADDP mem/ST(i) FISUBRP mem/ST(i) FIMULP mem/ST(i) FIDIVRP mem/ST(i) FSQRT FABS FRNDINT	FICOMP FSTSW AX/mem	FPATAN F2XMI FCOS FPTAN FPREM FPSIN FYL2X

Optional variations

- I: integer operand
- P: pop operand from stack
- R: reverse operand order
- But not all combinations allowed

Streaming SIMD Extension 2 (SSE2)

- \blacksquare Adds 4 imes 128-bit registers
 - Extended to 8 registers in AMD64/EM64T
- Can be used for multiple FP operands
 - 2 × 64-bit double precision
 - 4 × 32-bit double precision
 - Instructions operate on them simultaneously
 - Single-Instruction Multiple-Data

Unoptimized code:

```
1. void dgemm (int n, double* A, double* B, double* C)
2. {
3. for (int i = 0; i < n; ++i)
     for (int j = 0; j < n; ++j)
4.
5.
6.
   double cij = C[i+j*n]; /* cij = C[i][j] */
7.
      for (int k = 0; k < n; k++)
8.
      cij += A[i+k*n] * B[k+j*n]; /* cij += A[i][k]*B[k][j] */
9.
   C[i+j*n] = cij; /* C[i][j] = cij */
10.
11. }
```

x86 assembly code:

```
1. vmovsd (%r10), %xmm0 # Load 1 element of C into %xmm0
2. mov %rsi, %rcx # register %rcx = %rsi
3. xor %eax, %eax # register %eax = 0
4. vmovsd (%rcx), %xmm1 # Load 1 element of B into %xmm1
5. add %r9,%rcx \# register %rcx = %rcx + %r9
6. vmulsd (%r8,%rax,8),%xmm1,%xmm1 # Multiply %xmm1,
  element of A
7. add \$0x1, \%rax  # register \%rax = \%rax + 1
8. cmp %eax, %edi # compare %eax to %edi
9. vaddsd %xmm1, %xmm0, %xmm0 # Add %xmm1, %xmm0
10. jg 30 \langle dgemm + 0x30 \rangle # jump if eax > edi
11. add \$0x1,\$r11d # register \$r11 = \$r11 + 1
12. vmovsd %xmm0, (%r10) # Store %xmm0 into C element
```

Optimized C code:

```
1. #include <x86intrin.h>
2. void dgemm (int n, double* A, double* B, double* C)
3. {
4. for (int i = 0; i < n; i+=4)
5. for (int j = 0; j < n; j++) {
    m256d c0 = mm256 load pd(C+i+j*n); /* c0 =
  C[i][j] */
7. for ( int k = 0; k < n; k++)
8. c0 = mm256 \text{ add } pd(c0, /* c0 += A[i][k]*B[k][j] */
9.
               mm256 mul pd(mm256 load pd(A+i+k*n),
10.
               mm256 broadcast sd(B+k+j*n)));
   mm256 store pd(C+i+j*n, c0); /* C[i][j] = c0 */
11.
12. }
13. }
```

Optimized x86 assembly code:

```
1. vmovapd (%r11), %ymm0  # Load 4 elements of C into %ymm0
2. mov %rbx, %rcx
                # register %rcx = %rbx
3. xor %eax, %eax
                   # register %eax = 0
4. vbroadcastsd (%rax, %r8,1), %ymm1 # Make 4 copies of B element
5. add $0x8,%rax
                # register %rax = %rax + 8
6. vmulpd (%rcx), %ymm1, %ymm1 # Parallel mul %ymm1, 4 A elements
7. add %r9,%rcx
                    # register %rcx = %rcx + %r9
8. cmp %r10,%rax
                      # compare %r10 to %rax
9. vaddpd %ymm1, %ymm0, %ymm0 # Parallel add %ymm1, %ymm0
10. jne 50 <dgemm+0x50> # jump if not %r10 != %rax
11. add $0x1, %esi
                       # register % esi = % esi + 1
12. vmovapd %ymm0, (%r11) # Store %ymm0 into 4 C elements
```

Right Shift and Division

- Left shift by i places multiplies an integer by 2ⁱ
- Right shift divides by 2ⁱ?
 - Only for unsigned integers
- For signed integers
 - Arithmetic right shift: replicate the sign bit
 - e.g., -5 / 4
 - $-11111011_2 >> 2 = 111111110_2 = -2$
 - Rounds toward –∞
 - c.f. $11111011_2 >>> 2 = 001111110_2 = +62$

Associativity

- Parallel programs may interleave operations in unexpected orders
 - Assumptions of associativity may fail

		(x+y)+z	x+(y+z)
X	-1.50E+38		-1.50E+38
у	1.50E+38	0.00E+00	
Z	1.0	1.0	1.50E+38
		1.00E+00	0.00E+00

 Need to validate parallel programs under varying degrees of parallelism

Who Cares About FP Accuracy?

- Important for scientific code
 - But for everyday consumer use?
 - "My bank balance is out by 0.0002¢!" ⊗
- The Intel Pentium FDIV bug
 - The market expects accuracy
 - See Colwell, The Pentium Chronicles

Concluding Remarks

- Bits have no inherent meaning
 - Interpretation depends on the instructions applied
- Computer representations of numbers
 - Finite range and precision
 - Need to account for this in programs

Concluding Remarks

- ISAs support arithmetic
 - Signed and unsigned integers
 - Floating-point approximation to reals
- Bounded range and precision
 - Operations may cause overflow or underflow
- MIPS ISA
 - Core instructions: 54 most frequently used
 - 100% of SPECINT, 97% of SPECFP
 - Other instructions: less frequent

Exercises

P159:

- 3.7 假定85和122是表示为带符号的8位整数,计算85+122,是否有溢出?
- 3.11, 3.23, 3.29 (采用单精度格式计算),