

**ON-SCREEN CHARACTER DISPLAY CMOS LSI FOR 12-LINE,
24-COLUMN DECK-TYPE VCR**

The μ PD6464A,6465 are CMOS LSIs for on-screen character display that control various display systems (such as tape counters) including the program screens of deck-type VCRs and LD players. These LSIs are used in combination with a microcomputer.

It can display characters each consisting of 12 (horizontal) by 18 (vertical) dots. Some chinese characters and some pictograms can also be displayed by combining two or more characters.

The μ PD6464A,6465 include a power-ON clear function and a video RAM batch clear command that mitigate the workload of the host microcomputer. It also has a synchronization separator and a $\times 4$ multiplier on chip, eliminating the need of connecting an external separator IC and a crystal resonator, which reduces the mounting area and the total cost.

FEATURES

- Video signal input/output : Composite video signal
- Number of display characters : 12 lines, 24 columns (288 characters)
- Number of character types : 128 (μ PD6464A)/256 (μ PD6465) (ROM). Variable by mask code option.
- Character size : 1 dot/1 line. 2 lines (field) can be displayed in line units.
- Character color : White (single color)
- Background : No background, black framing, black-on-white, and black filling
- Dot matrix : 12 (horizontal) \times 18 (vertical) dots without gap between adjacent characters
- Blinking : Blinking can be turned ON/OFF in character units. Blinking ratio is 1:1. Blinking frequency is selectable from about 0.5 Hz, 1 Hz, and 2 Hz in screen units.
- Character signal output: : Can support VCRs with S pins if external mixer is connected because character signal and blanking signal output pins are provided.
- Video RAM data clear : Video RAM data are cleared by video RAM clear command and power-ON clear function.
- Supported video signal method : NTSC/PAL/PAL-M/SECAM/PAL-N (μ PD6464A only)
- Internal circuit : Synchronization separation circuit for composite synchronizing signal and $\times 4$ multiplier
- Interface with microcomputer : Serial input type of 8-bit variable word length
- Supply voltage : +5 V, single power supply


ORDERING INFORMATION

Part Number	Package
μ PD6464ACS-xxx	24-pin plastic shrink DIP (300 mil)
μ PD6465CS-xxx	24-pin plastic shrink DIP (300 mil)
μ PD6464AGT-xxx	24-pin plastic SOP (375 mil)
μ PD6465GT-xxx	24-pin plastic SOP (375 mil)

Remark xxx : ROM code suffix (CS-001, GT-101 : NEC standard device)

The information in this document is subject to change without notice.

★ BLOCK DIAGRAM



Note μPD6464A only

PIN CONFIGURATION (Top View)

24-pin plastic shrink DIP (300 mil)


μPD6464ACS-xxx

μPD6465CS-xxx

24-pin plastic SOP (375 mil)

μPD6464AGT-xxx

μPD6465GT-xxx



Remark xxx: ROM code suffix (CS-001, GT-101: NEC standard device)

CLK	: Clock Input	PCL	: Power-on Clear
CS	: Chip Select Input	SECAM	: SECAM subcarrier Input
CSYIN	: Composite Synchronization Signal Input	TEST	: Test Pin
DATA	: Serial Data Input	VBLK	: Blanking Signal Output
FSCI	: fsc Signal Input	VBSI	: Composite Video Signal Input
FSCO	: Frequency Error Output	VBSO	: Composite Video Signal Output
GND	: Ground	Vc	: Character Signal Output
HSYO	: Horizontal Synchronization Signal Output	VCNT	: Video Signal Output Level Adjustment
N.C.	: No Connection	VDD	: Power Supply
NRE	: Noise Reduction Constant Append	VSYO	: Vertical Synchronization Signal Output
OSCIN	: LC Oscillation Input	XOSO	: Quadruple Oscillation Output
OSCOUT	: LC Oscillation Output	XOSI	: Quadruple Oscillation Input

PIN FUNCTIONS

No.	Symbol	Pin Name	Function
1	CLK	Clock input	Inputs clock for data read. Data input to the DATA pin is read at the rising edge of the clock input to this pin.
2	$\overline{\text{CS}}$	Chip select input	Serial transfer can be acknowledged by making this $\overline{\text{CS}}$ pin low.
3	DATA	Serial data input	Inputs control data. Data is read in synchronization with the clock input to the CLK pin.
4	V _{DD}	Power supply	Supplies power to the IC.
5	OSC _{OUT}	LC oscillation output	These are input and output pins of an oscillator that generates dot clocks. Connect a coil and a capacitor to these pins for oscillation.
6	OSC _{IN}	LC oscillation input	
7	$\overline{\text{PCL}}$	Power-ON clear	Power-ON clear pin. Make this pin high on power application. It initializes the internal circuitry of the IC.
8	GND	Ground	Ground pin of the IC.
★ 9	FSCI	f _{sc} signal input	In case of the $\times 4$ multiplier, the color sub-carrier (f _{sc}) is input to this pin. In case of the 4f _{sc} Crystal oscillation, connect this pin to GND or V _{DD} .
★ 10	FSCO	Frequency error output	The frequency error signal of the $\times 4$ multiplier is output to this pin. In case of the 4f _{sc} Crystal oscillation, this pin should be open.
11	XOSO	Quadruple oscillation output	A quadruple oscillation LC for internal video signal generation is connected to these pins. A crystal oscillator can also be connected.
12	XOSI	Quadruple oscillation input	
13	V _c	Character signal output	Character signal output pin. Positive signal output.
14	V _{BLK}	Blanking signal output	This pin outputs a blanking signal that cuts the video signal. It corresponds to the output of V _c . Positive signal output.
15	$\overline{\text{HSYO}}$	Horizontal synchronization signal output	Outputs a horizontal synchronization signal separated from a composite synchronization signal.
16	$\overline{\text{VSYO}}$	Vertical synchronization signal output	Outputs a vertical synchronization signal separated from a composite synchronization signal.
★ 17	CSYIN	Composite synchronization signal input	A composite synchronization signal is input to this pin for synchronization signal separation. In case of the external signal mode, input the signal certainly. Input a positive synchronization signal.
18	N. C.	Non connection	Non connection. Leave this pin open.
19	TEST	Test pin	Test mode select pin. Connect this pin to GND.
20	NRE	Noise reduction constant append	Constant append pin for noise reduction.
21	VBSO	Composite video signal output	Outputs a composite video signal mixing a character signal.
★ 22	SECAM	SECAM subcarrier input	SECAM sub-carrier signal mixing pin. In cases of any system except for SECAM, this pin should be open.
23	V _{CNT}	Video signal output level adjustment	Adjusts the output level of the composite video signal and luminance signal.
24	VBSI	Composite video signal input	Inputs a composite video signal. Inputs a signal with the leading edge clamped, consisting of a negative synchronization signal and a positive video signal.

CONTENTS

1. COMMANDS	7
1.1 Command Format	7
1.2 Command List	7
1.3 Power-ON Clear Function	8
2. COMMAND DETAILS	8
2.1 Video RAM Batch Clear Command	8
2.2 Display Control Command	9
2.3 Internal Video Signal Color Control Command	10
2.4 Background Control Command	10
2.5 Internal/external Mode Control, Crystal Oscillation Control Command	14
2.6 Video Signal Method Control Command	15
2.7 Oscillation Method Control Command	16
2.8 Display Position Control Command	17
2.9 Write Address Control Command	19
2.10 Output Level Control Command	20
2.11 Character Size Control Command	21
2.12 Test Mode Command	22
2.13 Display Character Control Command (2-byte contiguous command)	22
3. TRANSFERRING COMMANDS	23
3.1 1-Byte Command	23
3.2 2-Byte Command	23
3.3 2-Byte Contiguous Command	23
3.4 Successive Command Input	24
3.4.1 When 2-byte contiguous command end code is not used	24
3.4.2 When 2-byte contiguous command end code is used	24
3.5 BUSY Period for Command Input	25
3.5.1 When inputting 1-byte or 2-byte command	25
3.5.2 When inputting 2-byte contiguous command	25
4. ADJUSTING	27
4.1 Adjusting Oscillation Frequency	27
4.1.1 Adjusting ×4 multiplier and crystal oscillation frequency	27
4.1.2 Adjusting LC oscillation frequency (dot clock)	27
4.2 Test Mode Clear Command	28
4.3 Clamp Level of Video Signal	28
5. COMPOSITE SYNC. SIGNAL SEPARATION CIRCUIT	30
6. CHARACTER PATTERN DATA	32
6.1 Standard Character Patterns of the μPD6464A	33
6.2 Standard Character Patterns of the μPD6465	36

7. ELECTRICAL SPECIFICATIONS	42
8. APPLICATION CIRCUIT DIAGRAM	46
9. PACKAGE DRAWINGS.....	48
10. RECOMMENDED SOLDERING CONDITIONS	50

1. COMMANDS

1.1 Command Format

Control commands are of variable length in 8-bit units and are input in serial.

Three types of commands are available: 1-byte commands consisting of 8 bits of instruction and data in combination, 2-byte commands of 16 bits of instruction and data in combination, and a 2-byte contiguous command that can be abbreviated for input.

Input command data from the MSB first.

1.2 Command List

1-byte commands

(MSB)								
Function	D7	D6	D5	D4	D3	D2	D1	D0
Video RAM batch clear	0	0	0	0	0	0	0	0
Display control	0	0	0	1	D0	LC	BL1	BL0
Internal video signal color control	0	0	1	0	R	G	B	0
Background control	0	0	1	1	0	BS1	BS0	0
Internal/external mode control, crystal oscillation control	0	1	0	0	0	E/I	0	X _{osc}
Video signal method control	0	1	0	0	1	N/P2	N/P1	N/P0
Oscillation method control	0	1	0	1	0	0	X _{f_c}	0

2-byte commands

(MSB)																
Function	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Display position control	1	0	0	0	0	0	V4	V3	V2	V1	V0	H4	H3	H2	H1	H0
Write address control	1	0	0	0	1	0	0	AR3	AR2	AR1	AR0	AC4	AC3	AC2	AC1	AC0
Output level control	1	0	0	1	0	0	0	VPD	0	0	0	0	0	1	VC1	VC0
Character size control	1	0	0	1	1	0	0	0	0	S0	0	0	AR3	AR2	AR1	AR0
Test mode Note	1	0	1	1	0	0	0	0	T7	T6	T5	T4	T3	T2	T1	T0

Note Must not be used.

2-byte contiguous command

(MSB)																
Function	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Display character control	1	1	0	0	0	0	BL	0	Note C7	C6	C5	C4	C3	C2	C1	C0

Note Fixed to "0" (μ PD6464A)

1.3 Power-ON Clear Function

Because the internal status of the IC is unstable on power application, initialize the IC by making the $\overline{\text{PCL}}$ pin high and executing a clear operation. When the clear operation has been performed, the following setting is made:

- Test mode is cleared.
- All the character data of the video RAM (12 lines, 24 columns) are set to display OFF data (7EH (μ PD6464A)/FEH (μ PD6465)) and the blinking data are set to OFF.
- Video RAM write address (line 0, column 0) is set.
- Character size is set to $\times 1$ (minimum) on all lines.
- Display is turned OFF and LC oscillation is turned ON.

The time required for the power-ON clear operation can be calculated by the following expression:

$$t = t_{\text{PCLL}}^{\text{Note}} + \{\text{video RAM clear time}\}$$

$$= 10 (\mu\text{s}) + \{10 (\mu\text{s}) + 12/f_{\text{osc}} (\text{MHz}) \times 288 [\mu\text{s}]\}$$

Note Refer to 7. ELECTRICAL SPECIFICATIONS Power-ON Clear Specification.

Remark f_{osc} : LC oscillation frequency (dot clock frequency)

2. COMMAND DETAILS

2.1 Video RAM Batch Clear Command

This command can clear the video RAM with a single command.

D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	0	0	0

The video RAM batch clear command performs the following setting:

- Sets all the character data of the video RAM (12 lines, 24 columns) to display OFF data (7EH (μ PD6464A)/FEH (μ PD6465)) and blinking data to OFF.
- Sets a video RAM write address (line 0, column 0).
- Sets the character size to $\times 1$ (minimum) on all lines.
- Turns display OFF and LC oscillation ON.

The time required for clearing the video RAM can be calculated by the following expression:


$$t = \text{video RAM clear time}$$

$$= 10 (\mu\text{s}) + 12/f_{\text{osc}} (\text{MHz}) \times 288 [\mu\text{s}]$$

Remark f_{osc} : LC oscillation frequency (dot clock frequency)

2.2 Display Control Command

This command turns ON/OFF the display and controls LC oscillation and blinking of characters.



- **Blinking control bits**
These bits blink the character that is specified by the display character control command.
The blinking ratio is 1:1, and three blinking frequencies can be selected.
Blinking in character units can be specified by the display character control command.
- **LC oscillation control bit**
This bit controls LC oscillation and can turn ON/OFF the oscillation circuit. While no character is displayed, oscillation can be stopped to reduce the power dissipation.
Data cannot be written to the video RAM with oscillation stopped. To write data to the video RAM, be sure to turn ON oscillation.


Remark Oscillation is synchronized with $\overline{\text{Hsync}}$ when display is ON and LC oscillation is ON, and oscillation is stopped while $\overline{\text{Hsync}}$ is low. When display is OFF and LC oscillation is ON, oscillation is performed, regardless of the level of $\overline{\text{Hsync}}$.

- **Display ON/OFF control bit**
This bit turns ON/OFF the display output. The display is turned ON/OFF in synchronization with the fall of $\overline{\text{Hsync}}$.

2.3 Internal Video Signal Color Control Command

This command sets the color of an internal video signal. The internal video signal is a video signal (e.g., blue back) internally generated by the μPD6464A, 6465. While no external video signal is input to the μPD6464A, 6465 and therefore no character can be displayed, if the internal video signal is selected, characters can be displayed.

D7	D6	D5	D4	D3	D2	D1	D0
0	0	1	0	R	G	B	0



Internal video signal color control bits			
R	G	B	Function
0	0	0	Black
0	0	1	Blue
0	1	0	Green
0	1	1	Setting prohibited
1	0	0	Setting prohibited
1	0	1	Setting prohibited
1	1	0	Setting prohibited
1	1	1	White

- Internal video signal color control bits

These bits can select four colors as the color of the internal video signal.

2.4 Background Control Command

This command selects the background of the displayed character.

D7	D6	D5	D4	D3	D2	D1	D0
0	0	1	1	0	BS1	BS0	0



Background control bits		
BS1	BS0	Function
0	0	No background
0	1	Black framing
1	0	Black-on-white
1	1	Black filling

- Background control bits

These bits select the type of background in screen units from none, black-framed, black-on-white, or black-filled background.

No background : Only character data are output.


Black framing : If the left- and rightmost columns or the top and bottom lines of a dot matrix are not used, the displayed character can be framed horizontally, vertically, or diagonally. When the dots on the rightmost or leftmost column of the dot matrix are used, a frame is displayed in the adjacent character display areas. Even when the dots on the top and bottom lines of the dot matrix are used, the lines above and below the dot matrix are not framed. Even if the character size is changed, the size of black framing is fixed to 1 dot, which is the minimum size.

Black-on-white : A black background is displayed on the rightmost and leftmost positions of the display area of the character written to the video RAM with 1 extra dot, which is the minimum size, at both positions.


Black filling : A black background is displayed outside the character display area, in addition to the black-on-white background.,

Display format in each background mode



No background





Black framing



Black-on-white




Black filling



Note Filling data means 1FH (μPD6464A), 6EH (μPD6465) with the NEC's standard character.


Example of display when Display Off Data is used

- Black-on-white background



The background color is output on 1 dot on both the edges of Display Off Data when the Display Off Data is used.

- Black-filled background




The background color is output on 1 dot on both the edges of Display Off Data when the Display Off Data is used.

Remark The “Background output for 1 dot” does not change by 1 dot, which is the minimum size, even when the character size is changed.

2.5 Internal/external Mode Control, Crystal Oscillation Control Command

This command selects the video signal with which a character signal overlaps (internal mode/external mode) and controls ON/OFF of crystal oscillation.



- Crystal oscillation control bit

This bit controls oscillation of the crystal for internal video signal generation. When crystal oscillation is turned ON and the mode is changed from the external video signal mode to the internal video signal mode, the internal video signal is selected without the screen disturbed.

When crystal oscillation is turned OFF, the synchronization separation circuit does not operate. Be sure to turn ON crystal oscillation.

- ★ Internal/external mode control bit

External video signal mode : In this mode, character signals are output to the μPD6464A and 6465, overlapping the external video signal that is input from external. The overlapped signal is output to the VBSO pin. If character signals should not be overlapped, set the display ON/OFF control bit to 0 (Display OFF) with the display control command. Moreover, a composite synchronization signal (Csync), which synchronizes with the video signal input from external, is required to be input from the CSYIN pin. If no Csync exists, input the composite synchronization signal generated from the input video signal via the composite sync signal separation circuit (refer to **5. COMPOSITE SYNC. SIGNAL SEPARATION CIRCUIT**).

In the timing generator block built in the μPD6464A and 6465, a horizontal synchronization signal and a vertical synchronization signal are generated by separating from a composite synchronization signal synchronously. A reference signal is generated from these synchronous signals. The reference signal is used to reset and count the horizontal control block, vertical control block, and output control block. If Csync is not input, characters may not be displayed because the reference signal is not generated in the timing generator block.

Internal video signal mode : In this mode, characters are output overlapping the video signal that is created in the μPD6464A and 6465 (e.g., blue back signal) to the VBSO pin. In the internal video signal mode, characters can be displayed on the screen because horizontal and vertical synchronization signals are generated in a device, even if no composite synchronization signal is input.


2.6 Video Signal Method Control Command

The μPD6464A, 6465 can select the NTSC, PAL, and PAL-M methods for the internal video signal.

The μPD6464A can also select the PAL-N method.

When the SECAM method is selected, the internal video signal is output by the PAL method.

D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	0	1	N/P2 ^{Note}	N/P1	N/P0



Video signal method control bits			
N/P2	N/P1	N/P0	Function
0	0	0	NTSC
0	0	1	PAL
0	1	0	PAL-M
0	1	1	SECAM
1	0	0	PAL-N
Setting prohibited			

Note Fixed to "0" (μPD6465).

- Video signal method control bits

These bits can generate internal NTSC, PAL, PAL-M and PAL-N (μPD6464A only) video signals.

With the SECAM method, however, a color subcarrier from the SECAM color subcarrier input pin (pin 22) is fixed in the external mode. In the internal mode, an internal PAL video signal is generated.

The internal video signal is generated by using a ×4 multiplier or an external crystal. Use a crystal with a frequency of 4 fsc for each video signal.

2.7 Oscillation Method Control Command

The μ PD6464A, 6465 can select a crystal for internal video signal generation or a $\times 4$ multiplier.

D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	0	0	Xf _c	0

Oscillation method control bit	
Xf _c	Function
0	Quadruple oscillation
1	4f _{sc} crystal oscillation

★ • Oscillation method control bit

In the μ PD6464A and 6465, the oscillation method can be selected from $\times 4$ multiplication oscillation and 4f_{sc} crystal oscillation with the oscillation method control command.

When $\times 4$ multiplication oscillation is selected, the f_{sc} signal must be input from the FSCI pin. The 4f_{sc} signal is generated from an external LC resonator and an internal circuit of the μ PD6464A and 6465. The phase of four-divided 4f_{sc} signal generated via LC oscillation is compared with that of the f_{sc} signal that is input to the FSCI pin. The obtained phase error is converted to a voltage value, and then output from the FSCO pin. In the circuit shown in **8. APPLICATION CIRCUIT DIAGRAM (1) In $\times 4$ multiplication oscillation**, the 4f_{sc} signal synchronizing with the external f_{sc} signal is generated by changing the capacitance of varactor diodes with this voltage that is based on a phase error.

When 4f_{sc} crystal oscillation is selected, the FSCI and FSCO pins are not used. These pins should be connected as follows.

FSCI pin (pin 9) : Connect to GND or V_{DD}.

FSCO pin (pin 10) : Leave open.

Remark The scanning method in the internal video signal mode is non-interlacing. With the NTSC and PAL-M methods, the number of scanning lines is 263. With the PAL and PAL-N method, it is 312.

2.8 Display Position Control Command

This command can set the display start position in 12-dot units and 32 steps in the horizontal direction, and in 9-line units and 32 steps in the vertical direction.

Because this command is a 2-byte command, it must be input in 16-bit units even when the command is successively input.

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
1	0	0	0	0	0	V4	V3	V2	V1	V0	H4	H3	H2	H1	H0

Horizontal display start position control bit					
H4	H3	H2	H1	H0	Function
0	0	0	0	0	From rising of $\overline{\text{Hsync}}$ (12×1)/ $f_{\text{osc}} + 4/f_{\text{osc}}$ (μs)
0	0	0	0	1	From rising of $\overline{\text{Hsync}}$ (12×2)/ $f_{\text{osc}} + 4/f_{\text{osc}}$ (μs)
⋮					
1	1	1	1	1	From rising of $\overline{\text{Hsync}}$ (12×32)/ $f_{\text{osc}} + 4/f_{\text{osc}}$ (μs)

Remark f_{osc} : LC oscillation frequency (Dot Clock frequency)

Vertical display start position control bit					
V4	V3	V2	V1	V0	Function
0	0	0	0	0	From rising of $\overline{\text{Vsync}}$ $9\text{H} \times 0$
0	0	0	0	1	From rising of $\overline{\text{Vsync}}$ $9\text{H} \times 1$
⋮					
1	1	1	1	1	From rising of $\overline{\text{Vsync}}$ $9\text{H} \times 31$


Remark H: Line

- Horizontal display start position control bits

The horizontal display start position can be set in 12-dot units and 32 steps, 16 clocks after the rising of the horizontal synchronization signal ($\overline{\text{Hsync}}$) ($16/f_{\text{osc}}$ (MHz)).

- Vertical display start position control bits

The vertical display start position can be set in 9-line units and 32 steps, from the rising of the vertical synchronization signal ($\overline{\text{Vsync}}$).



$$A: 9H \text{ (line)} \times (2^4V_4 + 2^3V_3 + 2^2V_2 + 2^1V_1 + 2^0V_0)$$

$$B: \frac{12}{f_{\text{osc}} \text{ (MHz)}} \times (2^4H_4 + 2^3H_3 + 2^2H_2 + 2^1H_1 + 2^0H_0) + \frac{16}{f_{\text{osc}} \text{ (MHz)}}$$

Remark f_{osc} : LC oscillation frequency (Dot Clock frequency)


$\overline{\text{Hsync}}$ and $\overline{\text{Vsync}}$, which serve as references, are as follows:

Internal video signal mode : $\overline{\text{Hsync}}$ and $\overline{\text{Vsync}}$ are generated by internal circuit.

External video signal mode : $\overline{\text{Hsync}}$ and $\overline{\text{Vsync}}$ are generated from composite synchronization signal, input to CSYN pin (pin 17), by sync. signal separation circuit.

2.9 Write Address Control Command

This command specifies a write address when a character is written to the display area (video RAM) of 12 lines by 24 columns. Because this command is a 2-byte command, it must be input in 16-bit units even when input successively.



- Write column address control bits
One line consists of 24 columns in the horizontal direction. These bits specify the column to be written.
- Write line address control bits
One column consists of 12 lines in the vertical direction. These bits specify the line to be written.

Video RAM configuration

The video RAM consists of 12 lines by 24 columns as shown below.


The number of display characters therefore is 12 lines by 24 columns (when all the lines are set to the minimum size).

AC4, AC3, AC2, AC1, AC0		00000	00001	00010	⋮	10110	10111
AR3, AR2, AR1, AR0	0000				⋮		
	0001				⋮		
	0010				⋮		
	0011				⋮		
	0100				⋮		
	0101				⋮		
	0110				⋮		
	0111				⋮		
	1000				⋮		
	1001				⋮		
	1010				⋮		
	1011				⋮		

2.10 Output Level Control Command

The μ PD6464A, 6465 can set the luminance level of the character and background (including the frame) by using a command.

This command is a 2-byte command, and must be input in 16-bit units even when successively input.



- Character level control bits

These bits can select two character luminance levels: 75 or 90 I.R.E.

If these bits are not set, the character level is set to 75 I.R.E.

Remark The background (frame) level is fixed to 0 I.R.E.

- Internal video signal amplitude control bit


This bit sets the amplitude of the internal video signal to 1 or 2 V_{p-p} (this amplitude must match the amplitude of the signal input in the external video signal mode). When the amplitude is set to 1 V_{p-p} , the voltage applied to the V_{CNT} pin must be 2.5 V.

When the amplitude is set to 2 V_{p-p} , apply 5 V to the V_{CNT} pin.

2.11 Character Size Control Command

This command can set the character size in line units (in both the horizontal and vertical directions). Because this is a 2-byte command, it must be input in 16-bit units even when successively input.

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
1	0	0	1	1	0	0	0	0	S0	0	0	AR3	AR2	AR1	AR0




$$1\text{t dot} = \frac{1}{f_{\text{osc}} (\text{MHz})} \mu\text{s}$$

f_{osc} : LC oscillation frequency

- Line specification control bits
These bits specify the character size in line units, and control which line is to be specified.
- Character size control bit
This bit selects the character size in two steps.

Display with two character size specified



The size in the vertical direction (the number of horizontal scanning lines) is the size in field units.

2.12 Test Mode Command

This command is for testing the IC. Do not set this command.

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
1	0	1	1	0	0	0	0	T7	T6	T5	T4	T3	T2	T1	T0

[Reference] Test mode clear command


D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
1	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0

2.13 Display Character Control Command (2-byte contiguous command)

This command specifies the character data and blinking data to be written to the video RAM.

When inputting this command, turn ON LC oscillation (if LC oscillation is turned OFF, no character can be written to the video RAM).

Because this command is a 2-byte contiguous command, if character data are successively written without the blinking data changed, the second character and those that follow can be abbreviated to the lower 8 bits (D7 to D0). In this case, the write column address is automatically incremented (if a character is written to column 23 at the rightmost position, the next write address is automatically incremented to column 0 of the next line (leftmost position)).



D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
1	1	0	0	0	0	BL	0	C7	C6	C5	C4	C3	C2	C1	C0

Character specification bits								Function
Note 1 C7	C6	C5	C4	C3	C2	C1	C0	
0	0	0	0	0	0	0	0	Outputs data of 00 _H
0	0	0	0	0	0	0	1	Outputs data of 01 _H
⋮								
1	1	1	1	1	1	1	0	Outputs data DISPLAY OFF ^{Note 2}
1	1	1	1	1	1	1	1	End code of 2-byte contiguous command ^{Note 3}

Blink control bit	
BL	Function
0	Does not blink character
1	Blinks character

Notes 1. Fixed to "0" (μPD6464A).

2. 7E_H (μPD6464A), FE_H (μPD6465).

3. 7F_H (μPD6464A), FF_H (μPD6465).

- Character specification bits


These bits specify the address of a character. There are 128 types of characters available (μPD6465: 256 types). Addresses 7EH (μPD6464A), FEH (μPD6465), 7FH (μPD6464A) and FFH (μPD6465), however, are fixed to the display OFF data and 2-byte contiguous command end code, respectively (no character can be set to these addresses even when the character is changed by mask code option because these addresses are fixed nevertheless). The character designs can be changed by mask code option.

- Blink control bit


This bit specifies whether the character written to the video RAM blinks, in character units. For the details of turning ON/OFF blinking in screen units, refer to **2.2 Display Control Command**.

3. TRANSFERRING COMMANDS

3.1 1-Byte Command




3.2 2-Byte Command



When transferring a 2-byte command, keep \overline{CS} low between the first byte and second byte.

3.3 2-Byte Contiguous Command



The 2-byte contiguous command writes a character to the video RAM. To write characters in succession without changing the blink data, first transfer the first byte and then transfer the second bytes (character addresses) in succession.

3.4 Successive Command Input


Transfer each of the 1-byte, 2-byte, and 2-byte contiguous commands from a microcomputer to the μ PD6464A, 6465 as described below.

When transferring a 1-byte command, 2-byte command, or a 2-byte contiguous command with the blink data changed after a 2-byte contiguous command has been transferred, either make $\overline{\text{CS}}$ high once, or transfer end code of the 2-byte contiguous command^{Note} at the end of the 2-byte contiguous command. In the latter case, $\overline{\text{CS}}$ needs not to be made high.

Note 7FH (μ PD6464A), FFH (μ PD6465)

3.4.1 When 2-byte contiguous command end code is not used


Example 1-byte command \rightarrow 2-byte contiguous command \rightarrow 1-byte command



Note 00H-7EH (μ PD6464A), 00H-FEH (μ PD6465)

3.4.2 When 2-byte contiguous command end code is used

Example 1-byte command \rightarrow 2-byte contiguous command \rightarrow 1-byte command



Notes 1. 00H-7EH (μ PD6464A), 00H-FEH (μ PD6465)

2. 7FH (μ PD6464A), FFH (μ PD6465)

Remark Although the $\overline{\text{CS}}$ pin can remain low when the end code of the 2-byte contiguous command is used, making this pin high is recommended as a countermeasures against noise.


3.5 BUSY Period for Command Input

The BUSY period for command input is distinguished depending on whether a 1-byte, 2-byte, or 2-byte contiguous command is used.

When inputting 2-byte contiguous command, there are two timings as shown below, (1) Not transferring 2-byte contiguous command in \overline{Vsync} period with detecting \overline{Vsync} and (2) Transferring 2-byte contiguous command in \overline{Vsync} period without detecting \overline{Vsync} .

When inputting commands in succession, observe the following timing:


3.5.1 When inputting 1-byte or 2-byte command



Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Command continuous input enable time 1	TB1	1-byte or 2-byte command	2.0			μs

3.5.2 When inputting 2-byte contiguous command

- (1) Not transferring 2-byte contiguous command in \overline{Vsync} period with detecting \overline{Vsync} (command continuous input enable time 2 = TB2)



Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Command continuous input enable time 2	TB2	2-byte contiguous command	$TB1' + (21/f_{osc}) \times S_1 + T_{H_{WL1}}$			μs
		(= video RAM write command)				


Remark f_{osc} : clock frequency of LC oscillation

S_1 : character size

$T_{H_{WL1}}$: \overline{Hsync} width

$TB1' \geq 2.0 \mu s$

- (2) Transferring 2-byte contiguous command in $\overline{\text{Vsync}}$ period without detecting $\overline{\text{Vsync}}$ (command continuous input enable time 2' = TB2')



Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Command continuous input enable time 2'	TB2'	2-byte contiguous command (= video RAM write command), Display ON	$(21/f_{osc}) \times S_2 + T_{HWL2}$			μs

Remark f_{osc} : clock frequency of LC oscillation
 S_2 : character size of the first line
 T_{HWL2} : $\overline{\text{Hsync}}$ period

4. ADJUSTING

This section describes how to adjust each circuit of the μPD6464A, 6465. When performing adjustment, the TEST pin (pin 19) must be connected to Vcc.

4.1 Adjusting Oscillation Frequency

4.1.1 Adjusting ×4 multiplier and crystal oscillation frequency

The μPD6464A, 6465 generate the internal video signal by means of quadruple oscillation of 4fsc or crystal oscillation.

The oscillation frequency of 4fsc can be output from the VS_YO pin (pin 16) by using the test mode command.

Adjustment

- Connect the TEST pin (pin 19) to Vcc (normally, connect this pin to GND).
- Input the following command. The quadrupled or crystal oscillation frequency will be output from the VS_YO pin (pin 16). To clear the test mode, either transfer the test mode clear command, or connect the TEST pin to GND.
- In this case, the VS_YO pin does not function as a vertical synchronization signal output pin.
- Adjust the frequency with a capacitor (or coil), connected to XOSI pin (pin 12), shown in **8. APPLICATION CIRCUIT DIAGRAM** using a frequency counter.

Crystal oscillation frequency output command (2-byte command)

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
1	0	1	1	0	0	0	0	0	0	1	1	1	1	1	1

4.1.2 Adjusting LC oscillation frequency (dot clock)

The μPD6464A, 6465 create the dot clock of characters by means of LC oscillation.

The LC oscillation frequency can be output from the HS_YO pin by using the test mode command, in the same manner as when adjusting the crystal oscillation frequency described in 4.1.1.

Adjustment

- Connect the TEST pin (pin 19) to Vcc (normally, connect this pin to GND).
- Input the following command. The LC oscillation frequency will be output from HS_YO pin (pin 15). To adjust the LC oscillation frequency, turn OFF display. When display is ON and while Hsync is low, oscillation is stopped and the accurate oscillation frequency cannot be obtained (when using a frequency counter).
To clear the test mode, either transfer the test mode clear command, or connect the TEST pin to GND.
- In this case, the HS_YO pin does not function as a horizontal synchronization signal output pin.
- Adjust the frequency with a trimmer capacitor (or coil), connected to OSC_{IN} pin (pin 6) shown in **8. APPLICATION CIRCUIT DIAGRAM** using a frequency counter.

LC oscillation frequency output command (2-byte command)

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
1	0	1	1	0	0	0	0	0	0	1	1	1	1	1	1

4.2 Test Mode Clear Command

The command that clears the test mode is as follows:

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
1	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0

Caution Be sure to connect the TEST pin to V_{CC} when performing the above adjustment. Be sure to connect the TEST pin to GND after adjustment.

★ 4.3 Clamp Level of Video Signal

Match the clamp level of the composite video signal input to the μ PD6464A, 6465 with the internal video signal level of the μ PD6464A, 6465. Otherwise, the character level in the external video signal mode will differ from that in the internal video signal mode.

Adjustment


The internal video signal level of the μ PD6464A, 6465 is set by the voltage applied to the V_{CNT} pin and an “output level control command”.

The amplitude level of the internal video signal, sync-chip level, and pedestal level can be set in the following combination:

V _{CNT} Pin Voltage	Specified by Output Level Control Command	Internal Video Signal Amplitude Level (V _{DD} = 5.0 typ.)	Sync-Chip Level (V _{DD} = 5.0 typ.) (V _{SYT})	Pedestal Level (V _{DD} = 5.0 typ.) (V _{PED})
2.5 V	Selects 1 V _{p-p}	1 V _{p-p}	1 V	1.29 V
5.0 V	Selects 2 V _{p-p}	2 V _{p-p}	1 V	1.58 V


Adjust the sync-chip and pedestal levels of the external video signal to the same level of the internal video signal by using a variable resistor (pin 23) shown in **8. APPLICATION CIRCUIT DIAGRAM**. When setting the video amplitude level to 1 V_{p-p}, connecting a variable resistor to the V_{CNT} pin is recommended to adjust the internal video signal level (when setting the video signal to 2 V_{p-p}, connect the V_{CNT} pin to the power supply (5 V)).

★ **V_{SYT} and V_{PED} levels of composite video signal**



Match the level output from the VBSI pin in the external video signal mode with the level output from the same pin in the internal video signal mode.

Input level in external video signal mode (when video signal of 1 $V_{\text{p-p}}$ is input)




To input an external video signal with an amplitude of 2 $V_{\text{p-p}}$, input a 1.0-V clamp signal to V_{SYT} , apply 5.0 V to the V_{CNT} pin, and set the amplitude of 2 $V_{\text{p-p}}$ by using the “output level control command”.

★ 5. COMPOSITE SYNC. SIGNAL SEPARATION CIRCUIT

An example of composite sync. signal separation circuit is shown in Figure 5-1.


Figure 5-1. Composite Sync. Signal Separation Circuit

(a) Example of Composite Sync. Signal Separation Circuit



$R1 = 5.1 \text{ k}\Omega$, $R2 = 1.2 \text{ k}\Omega$, $R3 = 1 \text{ k}\Omega$, $R4 = 220 \text{ }\Omega$, $R5 = 100 \text{ k}\Omega$, $R6 = 10 \text{ k}\Omega$, $R7 = 1 \text{ k}\Omega$, $R8 = 2.2 \text{ k}\Omega$, $R9 = 10 \text{ k}\Omega$, $C1 = 10 \text{ }\mu\text{F}$, $C2 = 1 \text{ }\mu\text{F}$, $C3 = 1000 \text{ pF}$

(b) Image of sync. signal separation waveform



The slice level (V_s) of Figure 5-1 (a) is defined as follows.

$$V_s = 2.7 \times \frac{R5}{R4} \times \frac{T_2}{T_1} \approx 74 \text{ mV}$$

When V_s is small, it is suited for horizontal sync. separation, but is against to vertical sync. separation. And when V_s is large, edge noise of horizontal sync. separation causes a synchronization error (jitter). Therefore, the constant of each element in the circuit should be optimized according to input signal's characteristics.

The C2 capacitance should be specified as a sufficient larger value compared to charge/discharge current. If the value overly exceeds the suitable value, however, excessive response characteristics will be inferior, falling to trace rapid average-picture-level (APL) fluctuation of input signal. In the circuit shown in Figure 5-1 (a), a capacitor is connected to the composite video signal input portion for measurement. However, this makes it hard to trace APL fluctuation. Therefore, in designing an actual circuit, insert a sync-chip clamp in front of Q1 in Figure 5-1 (a). to stabilizes the potential of a synchronization signal, for tracing APL fluctuation.

Caution In the circuit of Figure 5-1 (a), the width of the $\overline{\text{Hsync}}$ synchronization signal that is included in the composite synchronization signal after separation may be wider than that of the $\overline{\text{Hsync}}$ synchronization signal that is included in the input video signal, because of its circuit configuration. Therefore, the width of the $\overline{\text{Hsync}}$ synchronization signal during a command continuous input enable time (refer to 3.5 BUSY Period for Command Input) should be the same as that of the $\overline{\text{Hsync}}$ synchronization signal included in Csync after separation in the circuit of Figure 5-1 (a).

6. CHARACTER PATTERN DATA

The only difference between the μPD6464ACS-001 and μPD6464AGT-101 is the package. The character patterns in the character ROMs of both the models are the same. The same applies to the μPD6465CS-001 and the μPD6465GT-101. Both the μPD6464ACS-001 and μPD6464AGT-101 can display 128 types of alphanumeric characters and character patterns such as Kanji, Hiragana, and Katakana. The μPD6465CS-001 and μPD6465GT-101 can display 256 types of them.

The contents of the character ROM (character design) can be changed by mask code option. However, the characters at addresses 7E_H and 7F_H (μPD6464A)/FE_H and FF_H (μPD6465) are fixed to [Display Off Data] and [2-byte contiguous command end code], respectively, and no character patterns can be set to these addresses.

Although 10_H (μPD6464A)/6F_H (μPD6465) (Blank Data) and 7E_H (μPD6464A)/FE_H (μPD6465) (Display Off Data) of the NEC's standard model are represented in the same manner in the page showing the character patterns (i.e., these are shown as characters without dots), they have the following differences:

Video Signal Mode	Character Code ^{Note}	Display of Part to Which Character Is Written in Each Mode		
		Background		
		No background	Black-on-white	Black filling
External video signal mode	Blank Data	Displays external video signal	Displays background	Displays background
	Display Off Data		Displays external video signal (without background)	Displays external video signal (without background)
Internal video signal mode	Blank Data	Displays internal video signal color	Displays background	Displays background
	Display Off Data		Displays internal video signal color	Displays internal video signal color


You cannot specify Display Off Data for addresses other than 7E_H (μPD6464A)/FE_H (μPD6465) when using a mask option. Blank Data, however, can be specified at any address from 00_H to 7D_H (μPD6464A)/FD_H (μPD6465) (address 7F_H (μPD6464A)/FF_H (μPD6465) cannot be used because it contains the end code for second-byte continuous input).

































The character patterns of the μPD6464ACS-001 and GT-101/μPD6465CS-001 and GT-101 (NEC's standard models) are shown on the following pages.

6.1 Standard Character Patterns of the μPD6464A

00 _H	01 _H	02 _H	03 _H	04 _H	05 _H	06 _H	07 _H
08 _H	09 _H	0A _H	0B _H	0C _H	0D _H	0E _H	0F _H
10 _H <small>Note</small>	11 _H	12 _H	13 _H	14 _H	15 _H	16 _H	17 _H
18 _H	19 _H	1A _H	1B _H	1C _H	1D _H	1E _H	1F _H
20 _H	21 _H	22 _H	23 _H	24 _H	25 _H	26 _H	27 _H
28 _H	29 _H	2A _H	2B _H	2C _H	2D _H	2E _H	2F _H

Note Blank Data



































60 _H 	61 _H 	62 _H 	63 _H 	64 _H 	65 _H 	66 _H 	67 _H 
68 _H 	69 _H 	6A _H 	6B _H 	6C _H 	6D _H 	6E _H 	6F _H 
70 _H 	71 _H 	72 _H 	73 _H 	74 _H 	75 _H 	76 _H 	77 _H 
78 _H 	79 _H 	7A _H 	7B _H 	7C _H 	7D _H 	7E _H ^{Note 1} 	7F _H ^{Note 2} 

Notes 1. Display Off Data (character address fixed)

2. End code of 2-byte contiguous command (character address fixed)

6.2 Standard Character Patterns of the μPD6465

00 _H 	01 _H 	02 _H 	03 _H 	04 _H 	05 _H 	06 _H 	07 _H 
08 _H 	09 _H 	0A _H 	0B _H 	0C _H 	0D _H 	0E _H 	0F _H 
10 _H 	11 _H 	12 _H 	13 _H 	14 _H 	15 _H 	16 _H 	17 _H 
18 _H 	19 _H 	1A _H 	1B _H 	1C _H 	1D _H 	1E _H 	1F _H 
20 _H 	21 _H 	22 _H 	23 _H 	24 _H 	25 _H 	26 _H 	27 _H 
28 _H 	29 _H 	2A _H 	2B _H 	2C _H 	2D _H 	2E _H 	2F _H 




60 _H 	61 _H 	62 _H 	63 _H 	64 _H 	65 _H 	66 _H 	67 _H 
68 _H 	69 _H 	6A _H 	6B _H 	6C _H 	6D _H 	6E _H 	6F _H ^{Note} 
70 _H 	71 _H 	72 _H 	73 _H 	74 _H 	75 _H 	76 _H 	77 _H 
78 _H 	79 _H 	7A _H 	7B _H 	7C _H 	7D _H 	7E _H 	7F _H 
80 _H 	81 _H 	82 _H 	83 _H 	84 _H 	85 _H 	86 _H 	87 _H 
88 _H 	89 _H 	8A _H 	8B _H 	8C _H 	8D _H 	8E _H 	8F _H 

Note Blank Data

90 _H	91 _H	92 _H	93 _H	94 _H	95 _H	96 _H	97 _H
早	送	卷	戻	年	月	日	火
98 _H	99 _H	9A _H	9B _H	9C _H	9D _H	9E _H	9F _H
水	木	金	土	主	副	声	倍
A0 _H	A1 _H	A2 _H	A3 _H	A4 _H	A5 _H	A6 _H	A7 _H
速	色	濃	淡	番	組	予	約
A8 _H	A9 _H	AA _H	AB _H	AC _H	AD _H	AE _H	AF _H
開	始	終	了	時	刻	確	認
B0 _H	B1 _H	B2 _H	B3 _H	B4 _H	B5 _H	B6 _H	B7 _H
計	押	消	去	停	止	入	出
B8 _H	B9 _H	BA _H	BB _H	BC _H	BD _H	BE _H	BF _H
力	高	低	音	質	標	準	多

C0 _H	C1 _H	C2 _H	C3 _H	C4 _H	C5 _H	C6 _H	C7 _H
重	力	国	語	操	作	方	法
C8 _H	C9 _H	CA _H	CB _H	CC _H	CD _H	CE _H	CF _H
使	用	説	明	量	曜	映	ア
D0 _H	D1 _H	D2 _H	D3 _H	D4 _H	D5 _H	D6 _H	D7 _H
イ	ウ	エ	オ	カ	ク	コ	サ
D8 _H	D9 _H	DA _H	DB _H	DC _H	DD _H	DE _H	DF _H
シ	ス	セ	タ	チ	ツ	テ	ト
E0 _H	E1 _H	E2 _H	E3 _H	E4 _H	E5 _H	E6 _H	E7 _H
ナ	ニ	ネ	ノ	フ	マ	ミ	ム
E8 _H	E9 _H	EA _H	EB _H	EC _H	ED _H	EE _H	EF _H
水	モ	ワ	ン	ィ	エ	ッ	ヤ



- Notes**
1. Display Off Data (character address fixed)
 2. End code of 2-byte contiguous command (character address fixed)

7. ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings

Parameter	Symbol	μ PD6464ACS, 6465CS	μ PD6464AGT, 6465GT	Unit
Supply voltage	V_{DD}	7		V
Input pin voltage	V_{IN}	-0.3 to $V_{DD} + 0.3$		V
Output pin voltage	V_{OUT}	-0.3 to $V_{DD} + 0.3$		V
★ Permissible package power dissipation ($T_A = 75^\circ\text{C}$)	P_D	470	320	mW
Operating ambient temperature	T_A	-20 to +75		$^\circ\text{C}$
Storage temperature	T_{stg}	-40 to +125		$^\circ\text{C}$
Output current	I_O	± 5		mA

Caution Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The parameters apply independently. The device should be operated within the limits specified under DC and AC Characteristics.


Recommended Operating Conditions

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Supply voltage	V_{DD}		4.5	5.0	5.5	V
Operating ambient temperature	T_A		-20		+75	$^\circ\text{C}$
LC oscillation frequency	f_{OSC}		4	7	8	MHz
Control input high level voltage	V_{CIH}	DATA, CLK, $\overline{\text{CS}}$, $\overline{\text{PCL}}$	3.5			V
Control input low level voltage	V_{CIL}	DATA, CLK, $\overline{\text{CS}}$, $\overline{\text{PCL}}$			1.5	V
Signal output high level voltage	V_{SOH}	$I_{SOH} = -1\text{mA}$, $V_{DD} = 5.0\text{ V}$	4.5			V
Signal output low level voltage	V_{SOL}	$I_{SOL} = 1\text{mA}$, $V_{DD} = 5.0\text{ V}$			0.5	V
Internal signal level setting voltage	V_{VL}	V_{CNT}	2.5		V_{DD}	V
External video signal input voltage	V_i	VBSI	0		V_{DD}	V
Current consumption	I_{DD}	$f_{OSC} = 8\text{MHz}$			20	mA

AC Characteristics (Unless otherwise specified, $V_{DD} = 5\text{ V}$, $T_A = +25\text{ }^\circ\text{C}$)


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Synchronization signal input pulse width	t_{HST}		4.0		9.0	μs
Pedestal level voltage	V_{PED}	VBSO, internal mode, $V_{CNT} = 2.5\text{ V}$, $V_{SYT} = 1.0\text{ V}$	1.03	1.29	1.55	V
Sync-chip level voltage	V_{SYT}		0.8	1.0	1.20	V
Color burst high level voltage 1	V_{CBH1}		1.15	1.44	1.73	V
Color burst low level voltage 1	V_{CBL1}		0.91	1.14	1.37	V
Color burst high level voltage 2	V_{CBH2}		1.20	1.50	1.80	V
Color burst low level voltage 2	V_{CBL2}		0.85	1.07	1.28	V
Black level voltage	V_{BLA}		1.03	1.29	1.55	V
Blue VBS high level voltage	V_{BLH}		1.26	1.58	1.90	V
Blue VBS low level voltage	V_{BLL}		0.88	1.11	1.34	V
Green VBS high level voltage	V_{GRH}		1.53	1.92	2.31	V
Green VBS low level voltage	V_{GRL}		1.03	1.29	1.55	V
White level voltage	V_{WHI}		1.45	1.82	2.19	V
Burst phase angle	ϕ_{BSC}	NTSC, internal mode	170	180	190	deg
Green phase angle	ϕ_G		215	225	235	deg
Blue phase angle	ϕ_B		350	0	10	deg
Burst phase angle	ϕ_{BSC1}	PAL1, internal mode	125	135	145	deg
Green phase angle	ϕ_{G1}		215	225	235	deg
Blue phase angle	ϕ_{B1}		350	0	10	deg
Burst phase angle	ϕ_{BSC2}	PAL2, internal mode	215	225	235	deg
Green phase angle	ϕ_{G2}		125	135	145	deg
Blue phase angle	ϕ_{B2}		350	0	10	deg
Crystal oscillation frequency 1	f_{XON1}	In NTSC mode	14.31818			MHz
Crystal oscillation frequency 2	f_{XON2}	In PAL, SECAM mode	17.734475			MHz
Crystal oscillation frequency 3	f_{XON3}	In PAL-M mode	14.302446			MHz
Crystal oscillation frequency 4	f_{XON4}	In PAL-N mode	14.328225			MHz
Character 90% level voltage	V_{90}	$V_{CNT} = 2.5\text{ V}$, $V_{SYT} = 1.0\text{ V}$	1.53	1.92	2.31	V
Character 75% level voltage	V_{75}		1.45	1.82	2.19	V
Background 0% level voltage	V_0	$V_{CNT} = 2.5\text{ V}$, $V_{SYT} = 1.0\text{ V}$	1.03	1.29	1.55	V
fsc input amplitude	f_{in}		300			mV _{p-p}

Concept of μ PD6464A, 6465 internal video signal level




Recommended Operation Timing ($T_A = -20$ to $+75$ °C, $V_{DD} = 4.5$ to 5.5 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Setup time	t_{SET}		200			ns
Hold time	t_{HOLD}		200			ns
Minimum clock low-level width	t_{CKL}		400			ns
Minimum clock high-level width	t_{CKH}		400			ns
Clock cycle	t_{CK}		1.0			μ s
\overline{CS} setup time	t_{CSS}		400			ns
\overline{CS} hold time	t_{CSH}		400			ns
CLK slew rate	t_{CSR}				100	ns




Power-ON Clear Specification

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
\overline{PCL} pin low-level hold period	t_{PCLL}		10			μ s



8. APPLICATION CIRCUIT DIAGRAM


(1) ×4 multiplier oscillation



- Cautions**
1. The clamp circuit is not necessary when the sync-chip level (1 V DC) can be directly input to pin 24.
 2. Pin 20 is connected so as to reject unwanted radiation.
 3. This application circuit is assumed to input 2V_{p-p} video signals.
 4. Product equivalent to 1SV163 can be used as a VD (Varactor diode).

★


(2) 4fsc Crystal oscillation



- Cautions**
1. The clamp circuit is not necessary when the sync-chip level (1 V DC) can be directly input to pin 24.
 2. Pin 20 is connected so as to reject unwanted radiation.
 3. This application circuit is assumed to input 2V_{p-p} video signals.
 4. Connect pin 9 to GND or V_{DD} (do not open). Pin 10 should be open.

9. PACKAGE DRAWINGS

24 PIN PLASTIC SHRINK DIP (300 mil)




NOTES

1. Controlling dimension — millimeter.
2. Each lead centerline is located within 0.17 mm (0.007 inch) of its true position (T.P.) at maximum material condition.
3. Item "K" to center of leads when formed parallel.

ITEM	MILLIMETERS	INCHES
A	21.95±0.2	0.864 ^{+0.009} _{-0.008}
B	1.78 MAX.	0.070 MAX.
C	1.778 (T.P.)	0.070 (T.P.)
D	0.50±0.10	0.020 ^{+0.004} _{-0.005}
F	0.85 MIN.	0.033 MIN.
G	3.2±0.3	0.126±0.012
H	0.51 MIN.	0.020 MIN.
I	3.45±0.2	0.136 ^{+0.008} _{-0.009}
J	5.08 MAX.	0.200 MAX.
K	7.62 (T.P.)	0.300 (T.P.)
L	6.4±0.2	0.252±0.008
M	0.25 ^{+0.10} _{-0.05}	0.010 ^{+0.004} _{-0.003}
N	0.17	0.007
R	0~15°	0~15°

S24C-70-300B-2

24 PIN PLASTIC SOP (375 mil)

**NOTE**

1. Controlling dimension — millimeter.
2. Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
A	15.3 ^{+0.41} _{-0.2}	0.602 ^{+0.017} _{-0.008}
B	0.87 MAX.	0.035 MAX.
C	1.27 (T.P.)	0.050 (T.P.)
D	0.42 ^{+0.08} _{-0.07}	0.017 ^{+0.003} _{-0.004}
E	0.125±0.075	0.005±0.003
F	2.9 MAX.	0.115 MAX.
G	2.50±0.2	0.098 ^{+0.009} _{-0.008}
H	10.3±0.2	0.406 ^{+0.008} _{-0.009}
I	7.2±0.2	0.283 ^{+0.009} _{-0.008}
J	1.6±0.2	0.063±0.008
K	0.17 ^{+0.08} _{-0.07}	0.007 ^{+0.003} _{-0.004}
L	0.8±0.2	0.031 ^{+0.009} _{-0.008}
M	0.12	0.005
N	0.10	0.004
P	3° ^{+7°} _{-3°}	3° ^{+7°} _{-3°}

P24GT-50-375B-2

10. RECOMMENDED SOLDERING CONDITIONS

Solder the μPD6464A, 6465 under the conditions shown below.

For the details of the recommended soldering conditions, refer to “**Semiconductor Device Mounting Technology Manual**” (C10535E).

For other soldering methods and conditions, consult NEC.

Surface mount devices

μPD6464AGT-xxx: 24-pin plastic SOP (375 mil)

μPD6465GT-xxx: 24-pin plastic SOP (375 mil)

Process	Conditions	Symbol
Infrared ray reflow	Peak temperature: 235 °C or below (Package surface temperature), Reflow time: 30 seconds or less (at 210 °C or higher), Maximum number of reflow processes: 2 times,	IR35-00-2
Vapor Phase Soldering	Peak temperature: 215 °C or below (Package surface temperature), Reflow time: 40 seconds or less (at 200 °C or higher), Maximum number of reflow processes: 2 times,	VP15-00-2
★ Wave Soldering	Solder temperature: 260 °C or below, Flow time: 10 seconds or less, Maximum number of flow processes: 1 time, Pre-heating temperature: 120 °C or below (Package surface temperature),	WS60-00-1
Partial heating method	Pin temperature: 300 °C or below, Heat time: 3 seconds or less (Per each side of the device).	—

Caution Apply only one kind of soldering condition to a device, except for “partial heating method”, or the device will be damaged by heat stress.

Through-hole devices

μPD6464ACS-xxx: 24-pin plastic shrink DIP (300 mil)

μPD6465CS-xxx: 24-pin plastic shrink DIP (300 mil)

Process	Conditions
Wave soldering (only to leads)	Solder temperature: 260 °C or below, Flow time: 10 seconds or less.
Partial heating method	Pin temperature: 300 °C or below, Heat time: 3 seconds or less (Per each lead).

Caution For through-hole devices, the wave soldering process must be applied only to leads, and make sure that the package body does not get jet soldered.

NOTES FOR CMOS DEVICES

① PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note: Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

② HANDLING OF UNUSED INPUT PINS FOR CMOS

Note: No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS device behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to V_{DD} or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note: Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

[MEMO]

The application circuits and their parameters are for reference only and are not intended for use in actual design-ins.

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.

NEC devices are classified into the following three quality grades:

"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots

Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)

Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.

Anti-radioactive design is not implemented in this product.