SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

DESCRIPTION

The M35054-XXXFP and M35055-XXXFP are TV screen display control IC which can be used to display information such as number of channels, the date and messages and program schedules on the TV screen.

In particular, owing to the built-in SYNC-SEP (synchronous separation) circuit, the synchronous correction circuit, external circuits can be decrease and character turbulence that occurs when superimposing can be reduced. The processor is suitable for AV systems such as VTRs, LDs, and so on.

It is a silicon gate CMOS process and M35054-XXXFP and M35055-XXXFP are housed in a 20-pin shrink SOP package.

For M35054-001FP/M35055-001FP that are a standard ROM versions of M35054-XXXFP/M35055-XXXFP respectively, the character pattern is also mentioned.

FEATURES

LAIGNEO	
Screen composition	24 characters X 10 lines,
	32 characters X 7 lines
 Number of characters displayed 	ed 240 (Max.)
Character composition	12 X 18 dot matrix
Characters available	128 characters (M35054)
	256 characters (M35055)
• Character sizes available	4 (horizontal) X 4 (vertical)
 Display locations available 	
Horizontal direction	240 locations
Vertical direction	
Blinking	Character units
Cycle: approximately 1 sec	ond, or approximately 0.5 seconds
Duty : 25%, 50%, or 75%	
Data input	By the serial input function (16 bits)

Background coloring (composite video signal)

Blanking

Colorina

Total blanking (14 X 18 dots) Border size blanking

Character size blanking

 Synchronizing signal Composite synchronizing signal generation (PAL, NTSC, M-PAL)


- 2 output ports (1 digital line)
- Oscillation stop function

It is possible to stop the oscillation for synchronizing signal generation

- Built-in half-tone display function
- Built-in reversed character display function
- Built-in synchronous correction circuit
- Built-in synchronous separation circuit

APPLICATION

TV, VCR, Movie






SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

PIN DESCRIPTION

Symbol	Pin name	Input/ Output	Function
OSC1	Clock input	Input	This is the filter output pin 1.
TESTA	Test pin input	_	This is the pin for test. Connect this pin to GND during normal operation.
CS	Chip select input	Input	This is the chip select pin, and when serial data transmission is being carried out, it goes to "L". Hysteresis input. Built-in pull-up resistor.
SCK	Serial clock input	Input	When $\overline{\text{CS}}$ pin is "L", SIN serial data is taken in when SCK rises. Hysteresis input. Built-in pull-up resistor.
SIN	Serial data input	Input	This is the pin for serial input of data and addresses for the display control register and the display data memory. Hysteresis input. Built-in pull-up resistor.
ĀC	Auto-clear input	Input	When "L", this pin resets the internal IC circuit. Hysteresis input. Built-in pull-up resistor.
VDD2	Power pin	_	Please connect to +5V with the analog circuit power pin.
CVIDEO	Composite video signal output	Output	This is the output pin for composite video signals. It outputs 2VP-P composite video signals. In superimpose mode, character output etc. is superimposed on the external composite video signals from CVIN.
LECHA	Character level input	Input	This is the input pin which determines the "white" character color level in the composite video signal.
CVIN	Composite video signal input	Input	This is the input pin for external composite video signals. In superimpose mode, character output etc. is superimposed on these external composite video signals.
Vss	Earthing pin	_	Please connect to GND using circuit earthing pin.
TESTC	Test pin output	_	This is the pin for test. Open this pin during normal operation.
TESTB	Test pin input	_	This is the pin for test. Connect this pin to GND during normal operation.
P0	Port P0 output	Output	This pin outputs the port output or BLNK1 (character background) signal.
P1	Port P1 output	Output	This pin outputs the port output or CO1(character) signal.
Vss	Earthing pin	_	Please connect to GND using circuit earthing pin (Analog side).
OSCIN	fsc input pin for synchronous signal generation	Input	This is the input pin for the sub-carrier frequency (fsc) for generating a synchronous signal. A frequency of 3.580MHz is needed for NTSC, and a frequency of 4.434MHz in needed for PAL and 3.576MHz is needed for M-PAL.
CP2	Filter output	Output	Filter output pin 2.
HOR	Horizontal synchro- nizing signal input	Input	This is the input pin for external composite video signals. This pin inputs the external video signal clamped sync-chip to 1.5V, and internally carries out synchronous separation.
VDD1	Power pin	_	Please connect to +5V with the digital circuit power pin.





SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

MEMORY CONSTITUTION

Address 0016 to EF16 are assigned to the display RAM, address F016 to F816 are assigned to the display control registers.

The internal circuit is reset and all display control registers (address F016 to F816) are set to "0" and display RAM (address 0016 to EF16) are RAM erased when the \overline{AC} pin level is "L".

When using M35054-XXXFP, set "0" in any of DA7, DAD through DAF of addresses 0016 through EF16, and of DAE and DAF of ad-

dresses F016 through F816.

Setting the blank code "FF16" as a character code is an exception. When using M35055-XXXFP, set "0" in any of DAD through DAF of addresses 0016 through EF16, and of DAE and DAF of addresses F016 through F816.

TESTn (n : a number) is MITSUBISHI test memory, so be sure to observe the setting conditions.

Addre	ss	DA	DA F	DA	DA	DA	DA	DA	DA	DA	DA	DA	DA	DA	DA	DA	DA
	-			ע	C	В	A	9	8		6	5	4	3		1	0
0016	_	0	0	0	REV	BLINK	В	G	R	0	C6	C5	C4	C3	C2	C1	C0
:	AM	:	:	:						:							
:	lay R	:	:	:	Reverse	Blinking	Ch	aracter co	lor	:			Ch	naracter co	ode		I
:	Display	:	:	:					,	:							
EF ₁₆		0	0	0	REV	BLINK	В	G	R	0	C6	C5	C4	C3	C2	C1	C0
F0 ₁₆		0	0	TEST15	TEST14	TEST13	TEST12	TEST11	TEST10	SYSEP1	SYSEP0	SEPV1	SEPV0	PTD1	PTD0	PTC1	PTC0
F1 ₁₆	ter	0	0	TEST21	TEST20	TEST19	TEST18	TEST17	TEST16	HP7	HP6	HP5	HP4	HP3	HP2	HP1	HP0
F2 ₁₆	egister	0	0	TEST27	TEST26	TEST25	TEST24	TEST23	TEST22	VP7	VP6	VP5	VP4	VP3	VP2	VP1	VP0
F3 ₁₆	<u>-</u>	0	0	TEST33	TEST32	TEST31	TEST30	TEST29	TEST28	VSZ21	VSZ20	VSZ11	VSZ10	HSZ21	HSZ20	HSZ11	HSZ10
F4 ₁₆	ontrol	0	0	TEST36	TEST35	TEST34	SPACE	DSP9	DSP8	DSP7	DSP6	DSP5	DSP4	DSP3	DSP2	DSP1	DSP0
F5 ₁₆	ပ	0	0	TEST42	TEST41	TEST40	TEST39	TEST38	TEST37	EQP	PALH	MPAL	INT/NON	N/P	BLINK2	BLINK1	BLINK0
F6 ₁₆	splay	0	0	TEST43	TEST2	TEST1	TEST0	LBLACK	LIN 24 /32	BLKHF	BB	BG	BR	LEVEL0	PHASE2	PHASE1	PHASE0
F7 ₁₆	Ö	0	0	TEST46	TEST45	RGBON	TEST44	CL17/18	CBLINK	CURS7	CURS6	CURS5	CURS4	CURS3	CURS2	CURS1	CURS0
F8 ₁₆		0	0	LEVEL1	TEST51	TEST50	TEST49	TEST48	TEST47	RAMERS	DSPON	STOP1	STOPIN	SCOR	EX	BLK1	BLK0

Fig. 1 Memory constitution (M35054-XXXFP)

Addre	ess	DA F	DA E	DA D	DA C	DA B	DA A	DA 9	DA 8	DA 7	DA 6	DA 5	DA 4	DA 3	DA 2	DA 1	DA 0
0016		0	0	0	REV	BLINK	В	G	R	C7	C6	C5	C4	C3	C2	C1	C0
:	RAM	:	:	:													
:	ay R	:	:	:	Reverse	Blinking	Ch	aracter co	olor				Charac	ter code			
:	Display	:	:	:					,								
EF ₁₆		0	0	0	REV	BLINK	В	G	R	C7	C6	C5	C4	С3	C2	C1	C0
F0 ₁₆		0	0	TEST15	TEST14	TEST13	TEST12	TEST11	TEST10	SYSEP1	SYSEP0	SEPV1	SEPV0	PTD1	PTD0	PTC1	PTC0
F1 ₁₆	er	0	0	TEST21	TEST20	TEST19	TEST18	TEST17	TEST16	HP7	HP6	HP5	HP4	HP3	HP2	HP1	HP0
F2 ₁₆	gister	0	0	TEST27	TEST26	TEST25	TEST24	TEST23	TEST22	VP7	VP6	VP5	VP4	VP3	VP2	VP1	VP0
F3 ₁₆	ol re	0	0	TEST33	TEST32	TEST31	TEST30	TEST29	TEST28	VSZ21	VSZ20	VSZ11	VSZ10	HSZ21	HSZ20	HSZ11	HSZ10
F4 ₁₆	ontrol	0	0	TEST36	TEST35	TEST34	SPACE	DSP9	DSP8	DSP7	DSP6	DSP5	DSP4	DSP3	DSP2	DSP1	DSP0
F5 ₁₆	у со	0	0	TEST42	TEST41	TEST40	TEST39	TEST38	TEST37	EQP	PALH	MPAL	INT/NON	N/P	BLINK2	BLINK1	BLINK0
F6 ₁₆	splay	0	0	TEST43	TEST2	TEST1	TEST0	LBLACK	LIN 24 /32	BLKHF	BB	BG	BR	LEVEL0	PHASE2	PHASE1	PHASE0
F7 ₁₆	۵	0	0	TEST46	TEST45	RGBON	TEST44	CL17/18	CBLINK	CURS7	CURS6	CURS5	CURS4	CURS3	CURS2	CURS1	CURS0
F8 ₁₆		0	0	LEVEL1	TEST51	TEST50	TEST49	TEST48	TEST47	RAMERS	DSPON	STOP1	STOPIN	SCOR	EX	BLK1	BLK0

Fig. 2 Memory constitution (M35055-XXXFP)



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

SCREEN CONSTITUTION

The screen lines and rows are determined from each address of the display RAM. The screen consitution (24 characters \times 10 lines) is shown in Figure 3 the screen constitution (32 characters \times 7 lines) is shown in 4.

,			_			_	_	_	_	_	_				_			-			-	-		-
Rows	_	2	3	4	5	9	7	80	6	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24
~	0016	0116	0216	0316	0416	0516	0616	0716	0816	0916	0A16	0016 0116 0216 0316 0416 0516 0616 0716 0816 0916 0A16 0B16 0C16 0D16 0E16 0F16 1016 1116	0C16	0D16	0E16	0F16	1016	1116	1216 1316	1316	1416	1516	1616	1716
2	1816		1A16	1B16	1C16	1D16	3 1E16	1F16	2016	2116	2216	1916 1A16 1B16 1C16 1D16 1E16 1F16 2016 2116 2216 2316 2416 2516 2616 2716 2816 2916 2A16 2B16 2C16 2D16 2E16 2F16	2416	2516	2616	2716	2816	2916	2A16	2B16	2C16	2D16	2E16	2F16
3	3016	3116	3216	3316	3416	3516	3616	3716	3816	3916	3A16	3116 3216 3316 3416 3516 3616 3716 3816 3916 3A16 3B16 3C16 3D16 3E16 3F16 4016 4116	3C16	3D16	3E16	3F16	4016	4116	4216	4316	4416	4516	4616	4716
4	4816	4916	4A16	4B16	4C16	4D16	4916 4A16 4B16 4C16 4D16 4E16 4F16 5016 5116 5216	4F16	5016	5116	5216	5316	5416	5416 5516	5616	5716	5716 5816	5916	5916 5A16	5B16	5B16 5C16	5D16	5D16 5E16 5F16	5F16
2	9109	6116	6116 6216	6316	6416	6516	9199	6716	6716 6816	6916	6A16	6916 6A16 6B16 6C16 6D16 6E16 6F16 7016 7116	6C16	6D16	6E16	6F16	7016	7116	7216	7316	7416	7516	7616	7716
9	7816	7916	7A16	7B16	7C16	7D16	3 7E16	7F16	8016	8116	8216	7916 7A16 7B16 7C16 7D16 7E16 7F16 8016 8116 8216 8316 8416 8516	8416	8516	8616	8716	8616 8716 8816 8916 8A16 8B16 8C16 8D16 8E16 8F16	8916	8A16	8B16	8C16	8D16	8E16	3F16
7	9016	9116	9216	9316	9416	9516	9616	9716	9816	9916	9A16	9016 9116 9216 9316 9416 9516 9616 9716 9816 9916 9816 9816 9816 9816 9816 98	9C16	9D16	9E16	9F16	A016	A116	A216	A316	A416	A516	A616	A716
8	A816	A916	AA16	AB16	AC16	AD16	3 AE 16	3 AF16	B016	B116	B216	A916 AA16 AB16 AC16 AD16 AE16 AF16 B016 B116 B216 B316 B416 B516 B616 B716 B816 B916 BA16 BB16 BC16 BD16 BE16 BF16	B416	B516	B616	B716	B816	B916	BA16	BB16	BC16	3D16	BE16	3F16
6	C016	C116	C216	C316	C416	C516	3 C616	C716	C816	C916	CA16	C016 C116 C216 C316 C416 C516 C616 C716 C816 C916 CA16 CB16 CC16 CD16 CE16 CF16 D016 D116 D216 D316 D416 D516 D616 D716	CC16	CD16	CE16	CF16	D016	D116	D216	D316	D416	D516	D616	J716
10	D816 D916 DA16 DB16 DC16 DD16 DE16 DF16 E016	D916	DA16	DB16	DC16	DD16	3DE16	DF16	3 E016	E116	E216	E116 E216 E316 E416 E516 E616 E716 E816 E916 EA16 EB16 EC16 ED16 EE16 EF16	E416	E516	E616	E716	E816	E916	EA16	EB16	EC16	=D16	EE16	≣F16
Note	Note: The hexadecimal numbers in the boxes show the display RAM address.	hexa	adecii	mal n	- nmbe	ers in	the b	oxes	show	, the	displa	y RAI	M ado	dress										

Fig. 3 Screen constitution (24 characters × 10 lines)

32	1F16	3F16	5F16	7F16	3F16	3F16	JF16	
31	1E16 1	3E16	4016 4116 4216 4316 4416 4516 4616 4716 4816 4916 4816 4816 4816 4816 4816 4816 4816 48	7E16 7	8016 8116 8216 8316 8416 8516 8616 8716 8816 8916 8A16 8B16 8C16 8D16 8E16 8F16 9016 9116 9216 9316 9416 9516 9616 9716 9816 9916 9A16 9B16 9C16 9D16 9E16 9F16	B216 B316 B416 B516 B616 B716 B816 B916 BA16 BB16 BC16 BD16 BE16 BF16	C016 C116 C216 C316 C416 C516 C616 C716 C816 C916 CA16 CB16 CC16 CD16 CE16 CF16 D016 D116 D216 D316 D416 D516 D616 D716 D816 D916 DA16 D816 D816 D816 D816 D816 D816 D816 D8	
30	1D16	3D16	5D16	7D16	9D16	BD16	DD16	
29	1C16	3C16	5C16	7C16	9C16	BC16	DC16	
- 28	3 1B16	3 B 16	5B16	3 7B16	3 9B 16	9BB16	DB16	
27	3 1A16	3A16	5A16	3 7A16	3 9A16	6 BA16	6DA1	
26	6 1916	6 3916	6 5910	6 7916	9910	6 B91	6 D91	
1 25	6 181	6 381	6 581	6 781	6 981	16 B81	16 D81	
3 24	171	16 371	16 571	1771	16 971	16 B71	16 D71	
2 23	16 16	16 36	16 56	16 76	16 96	16 B6	16 D6	
1 22	16 15	16 35	16 55	16 75	16 95	16 B5	16 D5	
20 21	316 14	34	316 54	316 74	316 94	316 B4	316 D4	
19 2	216 13	216 33	216 53	216 73	216 93	216 B3	216 D3	
	116 12	116 32	116 52	116 72	116 92	116 B2	116 D2	
17 18	016 1	016 3	016 5	016 7	016 9.	016 B	016 D	
16	F16 1	F16 3	F16 5	F16 7	F16 9	F16 B	F16 D	
15	E16 0	E16 2	E16 4	E16 6	E16 8	\E16 A)E16C	۱
4	3D16	2D16	4D16	3D16	3D16	4D16/	2D16	0,70
13	0C16	2C16	4C16	6C16	8C16	AC16,	CC16	0 8 4
12	0B16	2B16	4B16	6B16	8B16	AB16	CB16	2
10 11 12	0A16	2A16	4A16	6A16	8A16	AA16	CA16	ic
10	0916	3 2916	3 4916	6916	8916	3 A916	3 C916	
6	5 0816	5 2816	3 4816	5 6816	5 8816	6 A816	6 C816	40.00
	6 0716	6 2716	6 4710	6 6716	8716	6 A71	6 C71	2
	6 061	6 261	6 461	6 661	6 861	6 A61	16 C61	di
9	16 051	16 251	16 451	16 651	16 851	16 A51	16 C51	l da
- 2	16 04	16 24	16 44	16 64	16 84	16 A4	16 C4	
4	16 03	16 23	16 43	16 63	16 83	16 A3	16 C3	1 200
2 3	16 02	16 22	16 42	16 62	16 82	16 A2	16 C2	2,04
	0016 0116 0216 0316 0416 0516 0616 0716 0816 0916 0A16 0B16 0C16 0D16 0E16 0F16 1016 1116 1216 1316 1416 1516 1616 1716 1816 1816 1916 1A16 1B16 1C16 1D16 1E16	2016 2116 2216 2316 2416 2516 2616 2716 2816 2916 2816 2816 2016 2D16 2D16 2D16 2E16 2F16 3016 3116 3216 3316 3316 3416 3616 3616 3716 3816 3816 3816 3A16 3B16 3C16 3D16 3E16)16 41	6016 6116 6216 6316 6416 6516 6616 6716 6816 6816 6816 6816 6816 68)16 81	A016 A116 A216 A316 A416 A516 A616 A716 A816 A916 AA16 AB16 BA16 AC16 AD16 AE16 AF16 B016 B116	716 C1	Material Consolution of The Action
Rows	8	20	4	9	5 80	9 9	<u>ರ</u>	إ ا

2. When 32 characters x 7 lines are displayed, set blank code "FF16" to character code of addresses E016 to EF16.

Fig. 4 Screen constitution (32 characters X 7 lines)



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

Display RAM DESCRIPTION

Display RAM Address 0016 to EF16

DA	Name		Contents	Remarks
0~C	Name	Status	Function	Remarks
0	C0	0	Set ROM-held character code of a character needed	
U	(LSB)	1	to display.	
4	C1	0		
1	C1	1		
2	C2	0		
2	C2	1	-	
3	C3	0		
3	CS	1	-	
4	C4	0		
4	04	1		
5	C5	0		
5	CS	1		
6	C6	0		
0	(MSB)	1		
7	_	0	Set to "0" during normal operation	(Note 2)
,		1	Can not be used	
8	R	0	When RGBON=1, set background color by character	Refer to supplemental
		1	unit.	explanation (3).
9	G	0		
		1		
Α	В	0		
	_	1		
В	BLINK	0	No blinking	Refer to BLINK2 to 0
	22	1	Blinking	(address F516)
С	REV	0	Normal character	
Ū		1	Reversed character	

Notes 1. Resetting at the \overline{AC} pin RAM-erases the display RAM, and the status turns as indicated by the mark \bigcirc around in the status column.

2. Set to "1" only when setting a blank code. When using M35055-XXXFP, DA7 is C7 (MSB).



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

Display control register

(1) Address F0₁₆

DA	Pagistar			С	ontents		Remarks
0~D	Register	Status			Functio	n	Remarks
0	DTOO	0	PC	output (port (0)		Port output control
0	PTC0	1	BL	NK1 output			
,	2701	0	P1	output (port	1)		
1	PTC1	1	CC	D1 output			Refer to supplemental explanation (4)
_		0	lt i	s negative po	larity at P0 ou	tput "L", BLINK1 outp	
2	PTD0	1	+			put "H", BLINK1 outpu	<u> </u>
		0	+			utput "L", CO1 output	
3	PTD1	1	_			itput "H", CO1 output.	
		0	+	should be fixe			Specifies the vertical synchronous
4	SEPV0	1	+ -	an not be used			separation criterion
		0	+	should be fixe			_
5	SEPV1	1	+ -	an not be used			Refer to supplemental explanation (1)
		0		SYSEP1	SYSEP0	Bias potential	Specifies the sync-bias potential
6	SYSEP0	1	-	0	0	Can not be used.	opecines the syne bias potential
		0	-	0	1	Can not be used.	
7	SYSEP1	1	-	1	0	1.75V	
		0	lt c	hould be fixed	-	Can not be used.	
8	TEST10		+				
		1	+	n not be used			
9	TEST11	0	+ -	should be fixed			
		1	+	n not be used			
Α	TEST12	0	+	n not be used			
		1	-	should be fixed			
В	TEST13	0	+	should be fixed			
		1	+ -	n not be used			
С	TEST14	0	lt s	should be fixed	d to "0".		
	123114	1	Ca	n not be used	I.		
D	TEST15	0	It s	should be fixe	d to "0".		
		1	Ca	n not be used	l		

Note: The mark \bigcirc around the status value means the reset status by the "L" level is input to \overline{AC} pin.



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

(2) Address F1₁₆

DA	Register		Contents
0~D	Register	Status	Function
0	HP0	0	Let horizontal display start position be HS, Set the horizontal display start
0	(LSB)	1	position by use of HP7 through HP0. HP7 to HP0 = (00000000)
1	HP1	0	HS = T X $\left(\sum_{n=0}^{\infty} 2^n HPn + 6\right)$ to (00001111) setting is
	1 1	1	HOR forbidden.
2	HP2	0	
	111 2	1	
3	HP3	0	It can be set this up to 240 steps in increments of one T.
J	111 3	1	J VS In increments of one 1.
4	HP4	0	
7	111 4	1	Character
5	HP5	0	HS Character displaying
	111 3	1	area
6	HP6	0	
	111 0	1	T : The oscillation cycle of display clock
7	HP7	0	
,	(MSB)	1	
8	TEST16	0	Can not be used.
	120110	1	It should be fixed to "1".
9	TEST17	0	Can not be used.
J	120117	1	It should be fixed to "1".
A	TEST18	0	Can not be used.
	120110	1	It should be fixed to "1".
В	TEST19	0	Can not be used.
	120119	1	It should be fixed to "1".
С	TEST20	0	Can not be used.
	120120	1	It should be fixed to "1".
D	TEST21	0	It should be fixed to "0".
	ILGIZI	1	Can not be used.



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

(3) Address F2₁₆

DA	Register		Contents
0~D	Register	Status	Function
0	VP0	0	Let vertical display start position be VS, Set the vertical display start
U	(LSB)	1	position by use of VP7 through VP0. VP7 to VP0 = (00000000)
1	VP1	0	$VS = H \times \sum_{n=0}^{7} 2^n VPnVS$ vP (0 00000000) to (00000110) setting is
'	VII	1	HOR forbidden.
2	VP2	0	
2	VIZ	1	It can be set this up to 249 steps
3	VP3	0	in increments of one H.
J	VIS	1	VS VP7 to VP0 (00000000) to
4	VP4	0	VP7 to VP0 = (00000000) to (00100011) setting is forbidden.
	V	1	<u>'</u> α'
5	VP5	0	HS Character displaying
	V. 0	1	area
6	VP6	0	
		1	H: The oscillation cycle of horizontal
7	VP7	0	synchronous signal
·	(MSB)	1	
8	TEST22	0	Can not be used.
		1	It should be fixed to "1".
9	TEST23	0	Can not be used.
		1	It should be fixed to "1".
Α	TEST24	0	Can not be used.
		1	It should be fixed to "1".
В	TEST25	0	Can not be used.
		1	It should be fixed to "1".
С	TEST26	0	Can not be used.
		1	It should be fixed to "1".
D	TEST27	0	It should be fixed to "0".
		1	Can not be used.



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

(4) Address F316

DA	Pogiator		C	Contents		Domorko
0~D	Register	Status		Functi	on	Remarks
•	110740	0	HSZ11	HSZ10	Horizontal direction size	Character size setting in the
0	HSZ10	1	0	0	1T/dot	horizontal direction for the first
		0	0	1	2T/dot	line.
1	HSZ11		1	0	3T/dot	
		1	1	1	4T/dot	
2	HSZ20	0	HSZ21	HSZ20	Horizontal direction size	Character size setting in the
2	110220	1	0	0	1T/dot	horizontal direction for the 2nd
		0	0	1	2T/dot	line to 10th line.
3	HSZ21	1	1 1	0	3T/dot 4T/dot	
					41/d0t	
4	VSZ10	0	VSZ11	VSZ10	Vertical direction size	Character size setting in the
		1	0	0	1H/dot	vertical direction for the first line.
		0	0	1	2H/dot	
5	VSZ11	1	1 1	0	3H/dot 4H/dot	
			'	- '	41 // dot	
6	VSZ20	0	VSZ21	VSZ20	Vertical direction size	Character size setting in the
		1	0 0	0	1H/dot	vertical direction for the 2nd line to 10th line.
		0	1	0	2H/dot 3H/dot	to rour line.
7	VSZ21	1	1	1	4H/dot	
		0	It should be fixe	d to "O"		
8	TEST28		+			_
		1	Can not be used	d.		
9	TEST29	0	It should be fixe	d to "0".		
9	155129	1	Can not be used	d.		
		0	It should be fixe	d to "0".		
Α	TEST30	1	Can not be used	d		
		0	It should be fixe			
В	TEST31	1	Can not be used			
		-	+	-		
С	TEST32	0	It should be fixe			
		1	Can not be use	d.		
D	TEST33	0	It should be fixe	ed to "0".		
D	123133	1	Can not be use	d.		



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

(5) Address F416

DA	Register			Co	ntents		Remarks
0~D	Register	Status			Function		Remarks
0	DSP0	0					Set the display mode of line 1.
U	DSPU	1	1		1		
4	DCD4	0	BLK1	BLK0	DSPn= "1"	DSPn= "0"	Set the display mode of line 2.
1	DSP1	1	0	0	Matrix-outline border size	Matrix-outline size	
0	D0D0	0	0	1	Border size	Character size	Set the display mode of line 3.
2	DSP2	1	1	0	Matrix-outline size	Border size	
	5050	0	1	1	Character size	Matrix-outline size	Set the display mode of line 4.
3	DSP3	1			BLK0 and BLK1 (a		
	5054	0			eneric name for [OSP0 to DSP9. olled independently.	Set the display mode of line 5.
4	DSP4	1) 10 DSF	9 are each confic	печ пиерепчения.	
		0					Set the display mode of line 6.
5	DSP5	1					
		0					Set the display mode of line 7.
6	DSP6	1					
_		0					Set the display mode of line 8.
7	DSP7	1					
		0					Set the display mode of line 9.
8	DSP8	1					
		0					Set the display mode of line 10
9	DSP9	1					
		0	Normal di	isplay			Put a space line between line 2
Α	SPACE	1		ce line b	etween line 2 and d line 9.	l line 3, and	and line 3 in displaying 32 characters.
		0	It should				
В	TEST34	1	Can not b	e used.			
		0	It should	be fixed	to "0".		
С	TEST35	1	Can not b	e used.			
		0	It should	be fixed	to "0".		
D	TEST36	1	Can not b	e used			



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

(6) Address F516

DA	Dogistor			C	Contents		D
0~D	Register	Status			Function	Remarks	
0	DI INIKO	0		BLINK0	BLINK1	Duty	Blinking duty ratio can be
0	BLINK0	1		0	0	Blinking off	altered. (Note)
		0	1 -	1	0	25% 50%	
1	BLINK1	1		1	1	75%	
	DUNIKO	0	1		tical synchro ately 1 secon	nizing signal into 1/64 d.	. Blinking cycle can be altered.
2	BLINK2	1			tical synchro ately 0.5 seco	nizing signal into 1/32 ond.	
2	N/P	0	NTSC,	M-PAL n	node		Refer to register MPAL
3	IN/P	1	PAL m	ode			
4	ĪNT/NON	0	Interlac	е			Scanning lines control (only in
4	INT/NON	1	Non int	terlace			internal synchronization)
5	MPAL	0		N/P 0 0	MPAL 0 1	Synchronous mode NTSC M-PAL	Synchronizing signal is selected with this register and N/P register.
		1		1	0	PAL Not available	-
6	PALH	0		PALH 0	INT/NON 0 1	Number of scanning lines 625H lines 626H lines	It should be fixed to "0" at NTSC
		1		1	0 1	627H lines 628H lines	
7	EQP	0	Not inc	lude the	equivalent pu	lse.	Effective only at non-interlace
,	LQI	1	Include	the equi	valent pulse.		
8	TEST37	0	It shou	ld be fixe	d to "0".		
0	150137	1	Can no	t be used	d.		
	TEOTOO	0	It shou	ld be fixe	d to "0".		
9	TEST38	1	Can no	t be used	d.		
		0	It shou	ld be fixe	d to "0".		
Α	TEST39	1	Can no	t be used	d.		
_		0	It shou	ld be fixe	d to "0".		
В	TEST40	1	Can no	t be used	d.		
		0	It shou	ld be fixe	d to "0".		
С	TEST41	1	Can no	t be used	d.		
		0	It shou	ld be fixe	d to "0".		
D	TEST42	1	Can no	t be used	d.		
		'	Janino	. 20 4500			

Note. To blink a character, set 1 to DAB (the blinking bit) of the display RAM.



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

(7) Address F616

DA DA				(Contents			5 .
0~D	Register	Status			Fur	Remarks		
0	DUACEO	0		PHASE2	PHASE1	PHASE0	Raster	Raster color setting Refer to supplemental
0	PHASE0	1		0	0	0	Black	explanation (2) about video
				0	0	1	Red	signal level
		0		0	1	0	Green	
1	PHASE1		-	0	1	1	Yellow	
		1		1	0	0	Blue	
		0		1	0	1	Magenta	
2	PHASE2	0		1	1	0	Cyan	
_		1		1	1	1	White	
3	LEVEL0	0	Inter	nal bias off				Generates bias potential for
3	LLVLLO	1	Inter	nal bias on				composite video signals
		0		ВВ	BG	BR	Character back- ground color	Character background color setting.
4	BR		-	0	0	0	Black	Refer to supplemental
		1		0	0	1	Red	explanation (2) about video
		0		0	1	0	Green	signal level
5	BG		_	0	1	1	Yellow	
		1		1	0	0	Blue	
			-	1	0	1	Magenta	
6	BB	0		1	1	0	Cyan	
b	ББ	1		1	1	1	White	
	51.415	0	The I	nalftone dis	splaying "C	DFF" in sup	perimpose	This register is available in the
7	BLKHF	1	The I	nalftone dis	splaying "C	DN" in supe	erimpose	superimpose displaying only. (Note)
0	1.10.0.4/0.0	0	24 ch	naracters >	10 lines	display		
8	LIN24/32	1	32 cł	naracters >	7 lines di	splay		
0	LDLACK	0	Blanl	king level I	2.3V			Set a blackness level
9	LBLACK	1	Blanl	king level I	I 2.1V			
^	TECTO	0	It sho	ould be fixe	ed to "0".			
Α	TEST0	1	Can	not be use	d.			
В	TEOT1	0	It sho	ould be fixe	ed to "0".			
	TEST1	1	Can	not be use	d.			
С	TEST2	0	It sho	ould be fixe	ed to "0".			
	11312	1	Can	not be use	d.			
D	TEST43	0	Can	not be use	d.			
U	120140	1	It sho	ould to be f	ixed to "1"			

Note. It is neccessary to input the external composite video signal to the CVIN pin, and externally connect a 100 to 200Ω register in series.



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

(8) Address F716

DA	Register		Contents	Demonto
0~D	Register	Status	Function	Remarks
0	CUR0	0	Let cursor displaying address be CURS,	Set the cursor displaying
U	CORO	1		address by use of CUR7 through CUR0.
1	CUR1	0		CUR7 to CUR0 (11110000)
'	CONT	1	$CURS = \sum_{n=0}^{7} 2^{n}CURn$	setting is forbidden under 24
2	CUR2	0		characters display.
	OOKZ	1		CUR7 to CUR0 (11100000)
3	CUR3	0		setting is forbidden under 32 characters display.
	CONO	1		Set CUR7 to CUR0 = (11111111)
4	CUR4	0		under cursor is not be displayed
· .	00.11	1		The cursor displaying address
5	CUR5	0		(CURS) is correspond to display construction.
		1		ochou doubli.
6	CUR6	0		
		1		
7	CUR7	0		
		1		
8	CBLINK	0	No blinking	The cursor blinking setting
		1	Blinking	
9	CL17/18	0	Cursor displaying at the 17th dot by vertical direction.	Refer to character construction.
		1	Cursor displaying at the 18th dot by vertical direction.	
Α	TEST44	0	It should be fixed to "0".	
		1	Can not be used.	
В	RGBON	0	Normal	Refer to supplemental
		1	Character background coloring	explanation (3).
С	TEST45	0	It should be fixed to "0".	
		1	Can not be used.	
D	TEST46	0	It should be fixed to "0".	-
		1	Can not be used.	



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

(9) Address F816

DA	Register			Co	ntents		Remarks		
0~D	Register	Status			Function	Remarks			
		0					Display mode		
0	BLK0		BLK1	BLK0	DSPn= "1"	DSPn= "0"	(BLNK output) variable		
		1	0	0	Matrix-outline border size	Matrix-outline size			
			0	1	Border size	Character size			
	51.14	0	1	0	Matrix-outline size	Border size			
1	BLK1	1	1	1	Character size	Matrix-outline size			
2	EX	0	External s	ynchror	ization		Synchronizing signal switching		
_	LΛ	1	Internal sy	nchroni	zation	(Note1)			
3	SCOR	0	Superimpo	ose mor	notone display		"1" setting is forbidden at international synchronous or PAL, M-PAL		
3	OOOK	1	Superimpo	se colo	ring display (only	NTSC)	mode displaying.		
4	STOPIN	0	fsc input n	node			OSCIN oscillation control		
7	3101111	1	Can not be	e used.					
5	STOP1	0	Oscillation	VCO fo	or display		Control oscillation VCO for		
3	31011	1	Stop oscill	ation V	CO for display		display		
6	DSPON	0	Display Of	F					
O	DOI ON	1	Display Of	N					
7	RAMERS	0	RAM not e	erased			This register does not exist		
,	TOAWETO	1	RAM erase	ed			(Note 3).		
8	TEST47	0	Can not be	e used.					
0	123147	1	It should b	e fixed	to "1".				
9	TEST48	0	Can not be	e used.					
9	123140	1	It should b	e fixed	to "1".				
Α	TEST49	0	Can not be	e used.					
^	123149	1	It should b	e fixed	to "1".				
В	TEST50	0	Can not be	e used.					
D	123130	1	It should b	e fixed	to "1".				
С	TEST51	0	Can not be	e used.					
	123131	1	It should b	e fixed	to "1".				
D	LEVEL1	0	Internal bia	as OFF		Generates bias potential for syn-			
D	LEVELI	1	Internal bia	as ON			chronous separation.		

Notes 1. In dealing with the internal synchronization, cut off external video signals outside the IC. The leakage of external input video signals can be avoided.

- 2. In displaying color superimposition, enter into the OSCIN pin the fsc signal that phase-synchronizes with the color burst of the composite video signals (input to the CVIN pin).
- 3. Erases all the display RAM. The character code turns to blank-FF16, the encode data bit and the blinking bit turn to "1" respectively, and reversed character bit turns to "0".

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

Supplemental explanation about display control register

(1) How to effect synchronous separation from composite video signals

Synchronous separation is effected as follows depending on the width of L-level of the vertical synchronous period.

- 1. Less than 8.4 \(\mu \)s Not to be determined to be a vertical synchronous signal.
- 2. Equal to or higher than 8.4μ s but less than 15.6μ s When two clocks continue, if take place, it is "L" period is determined to be a vertical synchronization signal.
- 3. Equal to or higher than 15.6 μ s It is "L" period is determined to be a vertical synchronous signal with no condition.

The determination is made at the timing indicated by V in Fig.4 either in case 2 or in case 3.




Fig. 5 The method of synchronous separation from composite video signal.



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

(2) Video signal level

Vdd	:	5	.0V,	Ta	:	25	°C

Color	Phase ar	ngle (rad)	Brig	htness leve	I (V)	Amplitude	e ratio (to co	olor burst)
Coloi	NTSC method	PAL, M-PAL method	Min.	Тур.	Max.	Min.	Тур.	Max.
Sync-chip	_	_	1.3	1.5	1.7	_	_	_
Pedestal	_	_	1.9	2.1	2.3		_	_
Color burst	0	± 4π /16	1.9	2.1	2.3	_	1.0	_
Black	_	_	2.1	2.3	2.5	_	_	_
Red	$7\pi/16 \pm 2\pi/16$	$\pm 7\pi / 16 \pm 2\pi / 16$	2.3	2.5	2.7	1.5	3.0	4.5
Green	$27\pi 16 \pm 2\pi / 16$	$\mp 5\pi/16 \pm 2\pi/16$	2.7	2.9	3.1	1.4	2.8	4.2
Yellow	$\pi/16 \pm 2\pi/16$	$\pm \pi/16 \pm 2\pi/16$	3.1	3.3	3.5	1.0	2.0	3.0
Blue	$17\pi/16 \pm 2\pi/16$	$\mp 15\pi/16 \pm 2\pi/16$	2.0	2.2	2.4	1.0	2.0	3.0
Magenta	$11\pi/16 \pm 2\pi/16$	$\pm 11\pi/16 \pm 2\pi/16$	2.5	2.7	2.9	1.4	2.8	4.2
Cyan	$23\pi/16 \pm 2\pi/16$	$\mp 9\pi/16 \pm 2\pi/16$	2.9	3.1	3.3	1.5	3.0	4.5
White	_	_	3.1	3.3	3.5	_	_	_




Fig. 6 Bector phases

(3) Setting RGBON (address F716)

RGBON = "0" Sets background colors depending on BB, BG, and BR (address F616), screen by screen.

RGBON = "1" Sets background colors depending on R, G, B

(address 0016 to EF16), character by character. The color setting is shown below.

Color Setting

Color Setting			
В	G	R	Color
0	0	0	Black
0	0	1	Red
0	1	0	Green
0	1	1	Yellow
1	0	0	Blue
1	0	1	Magenta
1	1	0	Cyan
1	1	1	White

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

(4) Port output and BLNK1, CO1 output




Fig. 7 Example of port control

(5) Setting conditions for oscillating or stopping the display clock

	at display clock operating	at display clock stop
STOP1	0	1
DSPON	1	0
CS pin	L	Н

STOP1, CDSPON (Address F816)

(6) Setting condition at LEVEL0,1

	Operation state (0	Now-working condition	
	Internal synchronous	External synchronous	(no characters are displayed)
LEVEL0	1	1	0
LEVEL1	0	1	0

LEVEL0 (address F616), LEVEL1 (address F816)

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

DISPLAY FORMS

M35054-XXXFP/M35055-XXXFP have the following four display forms as the blanking function, when CO1 and BLNK1 are output.

(1) Character size : Blanking same as the character size.

(2) Border size : Blanking the background as a size from cha-

racter.

(3) Matrix-outline size: Blanking the background as a size from all

character font size.

(4) Matrix-outline : Blanking the background as a size from all

border size character font size.

Border display.

This display format allows each line to be controlled independently, so that two kinds of display formats can be combined on the same screen.




Fig. 8 Display forms at each display mode

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

DATA INPUT EXAMPLE

Data of display RAM and display control registers can be set by then serial input function.

Owing to automatic address increment, not necessary to enter addresses for the second and subsequent data.

In automatically, the next of address F816 is assigned to address 0016.

Fig. 9 shows an example of data setting by the serial input function (M35054-XXXFP), Fig. 10 shows an example of data setting by the serial input function (M35055-XXXFP).

	Data	contewts	DA	DA	DA	DA	DA	DA	DA	DA	DA	DA	DA	DA	DA	DA	DA	DA
NO.	Address/Data	Spplemental explanation	F	Е	D	С	В	Α	9	8	7	6	5	4	3	2	1	0
1	Address(F8 ₁₆)	Address setting	0	0	0	0	0	0	0	0	1	1	1	1	1	0	0	0
2	Data(F8 ₁₆)	Display OFF	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
3	Data(00 ₁₆)		0	0	0	REV	BLINK	В	G	R	0	C6	C5	C4	C3	C2	C1	C0
4	Data(01 ₁₆)	Display RAM	0	0	0	REV	BLINK	В	G	R	0	C6	C5	C4	C3	C2	C1	C0
₹	?	address 00 ₁₆ to EF ₁₆ setting		,			`								`			
241	Data(EE ₁₆)	to Li 16 Setting	0	0	0	REV	BLINK	В	G	R	0	C6	C5	C4	С3	C2	C1	C0
242	Data(EF ₁₆)		0	0	0	REV	BLINK	В	G	R	0	C6	C5	C4	С3	C2	C1	C0
243	Data(F0 ₁₆)	Register	0	0	0	0	0	1	0	0	1	0	0	0	PTD 1	PTD 0	PTC 1	PTC 0
244	Data(F1 ₁₆)	address F0 ₁₆ to F7 ₁₆ setting	0	0	0	1	1	1	1	1	HP 7	H ₆	HP 5	HP 4	HP 3	HP 2	HP 1	HP 0
245	Data(F2 ₁₆)	3	0	0	0	1	1	1	1	1	VP 7	VP 6	VP 5	VP 4	VP 3	VP 2	VP 1	VP 0
246	Data(F3 ₁₆)		0	0	0	0	0	0	0	0	VSZ 21	VSZ 20	VSZ 11	VSZ 10	HSZ 21	HSZ 20	HSZ 11	HSZ 10
247	Data(F4 ₁₆)		0	0	0	0	0	SPACE	DSP 9	DSP 8	DSP 7	DSP 6	DSP 5	DSP 4	DSP 3	DSP 2	DSP 1	DSP 0
248	Data(F5 ₁₆)		0	0	0	0	0	0	0	0	EQP	PALH	MPAL	INT /NON	N/P	BLINK 2	BLINK 1	BLINK 0
249	Data(F6 ₁₆)		0	0	1	TEST 2	TEST 1	TEST 0	LBLACK	LIN 24/32	BLKHF	ВВ	BG	BR	LEVEL 0	PHASE 2	PHASE 1	PHASE 0
250	Data(F7 ₁₆)		0	0	0	0	RGBON		CL	CBLINK	CURS		CURS 5	CURS 4	CURS 3		CURS	
05:	` ,				LEVEL	_	4			J A	RAM		STOP	-	_	2	BLK	0 BLK
251	Data(F8 ₁₆)	Display ON	0	0	1	1	1	1	1	1	ERS	DSPON	1	IN	SCOR	EX	1	0

Fig. 9 Example of data setting by the serial input function (M35054-XXXFP)



	Data	couteuts	DA	DA	DA	DA	DA	DA	DA	DA	DA	DA	DA	DA	DA	DA	DA	DA
NO.	Address/Data	Supplemental explauation	F	Е	D	С	В	Α	9	8	7	6	5	4	3	2	1	0
1	Address(F8 ₁₆)	Address setting	0	0	0	0	0	0	0	0	1	1	1	1	1	0	0	0
2	Data(F8 ₁₆)	Display OFF	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
3	Data(00 ₁₆)		0	0	0	REV	BLINK	В	G	R	C7	C6	C5	C4	C3	C2	C1	C0
4	Data(01 ₁₆)	Display RAM	0	0	0	REV	BLINK	В	G	R	C7	C6	C5	C4	С3	C2	C1	C0
₹	(address 00 ₁₆ to EF ₁₆ setting					}							,	≀			
241	Data(EE ₁₆)	to Er 10 ootting	0	0		REV	BLINK	В	G	R	C7	C6	C5	C4	СЗ	C2	C1	C0
242	Data(EF ₁₆)		0	0	0	REV	BLINK	В	G	R	C7	C6	C5	C4	C3	C2	C1	C0
243	Data(F0 ₁₆)	Register	0	0	0	0	0	1	0	0	1	0	0	0	PTD 1	PTD 0	PTC 1	PTC 0
244	Data(F1 ₁₆)	address F0 ₁₆ to F7 ₁₆ setting	0	0	0	1	1	1	1	1	HP 7	HP 6	HP 5	HP 4	HP 3	HP 2	HP 1	HP 0
245	Data(F2 ₁₆)		0	0	0	1	1	1	1	1	VP 7	VP 6	VP 5	VP 4	VP 3	VP 2	VP 1	VP 0
246	Data(F3 ₁₆)		0	0	0	0	0	0	0	0	VSZ 21	VSZ 20	VSZ 11	VSZ 10	HSZ 21	HSZ 20	HSZ 11	HSZ 10
247	Data(F4 ₁₆)		0	0	0	0	0	SPACE	DSP 9	DSP 8	DSP 7	DSP 6	DSP 5	DSP 4	DSP 3	DSP 2	DSP 1	DSP 0
248	Data(F5 ₁₆)		0	0	0	0	0	0	0	0	EQP	PALH	MPAL	INT /NON	N/P	BLINK 2	BLINK 1	BLINK 0
249	Data(F6 ₁₆)		0	0	1	TEST 2	TEST 1	TEST 0	LBLACK				BG	BR	LEVEL 0	PHASE 2	PHASE 1	PHASE 0
250	Data(F7 ₁₆)		0	0	0	0	RGBON	0	CL 47/40	CBLINK						CURS	CURS	
	, ,				-	_		-	17/18			6	5	4	3	2	T I	0
251	Data(F8 ₁₆)	Display ON	0	0	LEVEL 1	1	1	1	1	1	RAM ERS	DSPON	STOP 1	STOP IN	SCOR	EX	BLK 1	BLK 0

Fig. 10 Example of data setting by the serial input function (M35055-XXXFP)



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

SERIAL DATA INPUT TIMING

- (1) The address consists of 16 bits.
- (2) The data consists of 16 bits.
- (3) The 16 bits in the SCK after the $\overline{\text{CS}}$ signal has fallen are the address, and for succeeding input data, the address is incremented every 16 bits.




Fig. 11 Serial input timing

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

CHARACTER FONT

Images are composed on a 12 \times 18 dot matrix, and characters can be linked vertically and horizontally with other characters to allow the display the continuous symbols.

Character code "FF16" is so fixed as to be blank and to have no background, thus cannot assign a character font to this code.




Fig. 12 Character font and border

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

M35054-XXXFP/M35055-XXXFP PERIPHERAL CIRCUIT




Fig. 13 M35054-XXXFP/M35055-XXXFP example of peripheral circuit



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

Precautions

- (1) Points to note in setting the display RAMs
 - a) Be careful to the edges may sway depending on the combination of character's background color and raster color.




Fig. 14 Example of display

b) If what display exceeds the display area in dealing with external synchronization, (if use double - size characters), set the character code of the addresses lying outside that display area blank code – "FF16".




Fig. 15 Example of display



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

(2) Before setting registers at the starting of system, be sure to reset the M35052-XXXSP/FP by applying "L" level to the \overline{AC} pin.

(3) Power supply noise

When power supply noise is generated, the internal oscillator circuit does not stabilize, whereby causing horizontal jitters across the picture display. Therefore, connect a bypass capacitor between the power supply and GND.

(4) Synchronous correction action

When switching channel or in the special playback mode (quick playback, rewinding, and so on) of VTR, effect of synchronous correction becomes strong, and distortion of a character is apt to occur because the continuity of video signal is suddenly switched. When the continuity of video signal is out of order, erasure of displayed characters is recommended in a extreme short time to raise the quality of displayed characters.

(5) Notes on fsc signal input

This IC amplifies the subcarrier frequency (fsc) signal (NTSC, M-PAL system: 3.58MHz, PAL system: 4.43MHz) input to the OSCIN pin (17-pin) and generates the composite video signal internally. The amplified fsc signal can be destabilized in the following cases.

- a) When the fSC signal is outside of recommended operating conditions.
- b) When the waveform of the fsc signal is distorted.
- c) When DC level in the fsc waveform fluctuates.

When the amplified signal is unstable, the composite video signal generated inside the IC is also unstable in terms of synchronization with the subcarrier and phase.

Consequently, this results in color flicker and lost synchronization when the composite video signal is generated. Make note of the fact that this may prevent a stable blue background from being formed.

(6) Forbidding to stop entering the fsc signal

This IC doesn't properly work if the fsc signal is not entered into the OSCIN pin (pin 17), so don't stop the fsc signal so as to work the IC. To stop the IC, turn the display off (set 0 in the register DSPON (address F816).)

(7) Forbidding to set data during the period in which the internal oscillation circuit stabilizes

- a) To start entering the fsc signal when its input is stopped.
- b) To start oscillating the oscillation circuit for display when its oscillation is stopped. (to assign "1" to the register STOP1 (address F816) when it is assigned "0", or the like.)
- c) To turn on the internal bias when it is turned off. (to assign "1" to the register LEVEL1 (address F816) when it is assigned "0".) There can be instances in which data are not properly set in the registers until the internal oscillation circuit stabilizes, so follow the steps in sequence as given below.
- Set "0" in the register DSPON (address F816). (the display is turned off)
- 2) Effect the settings a), b), and c) given above.

- 3) Wait 20 ms (the period necessary for the internal oscillation circuit to stabilize) before entering data.
- Set necessary data in other registers, and make the display RAM ready.



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

TIMING REQUIREMENTS (Ta = -20°C to 70°C, $VDD = 5 \pm 0.25$ V, unless otherwise noted)

Symbol	Parameter			Unit	
Symbol	i aranietei	Min.	Тур.	Max.	Offic
tw(SCK)	SCK width	400	_	_	ns
tsu(CS)	CS setup time	200	_	_	ns
th(CS)	CS hold time	2	_	_	μs
tsu(SIN)	SIN setup time	200	_	_	ns
th(SIN)	SIN hold time	200	_	_	ns
tword	1 word writing time	12.8	_		μs

Note. When oscillation stop at register STOR1 (address F8₁₆), 1V (field term) or more of $tsu(\overline{CS})$ and $th(\overline{CS})$ are needed.




Fig. 16 Serial input timing requirements

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

ABSOLUTE MAXIMUM RATINGS (VDD = 5V, Ta = -20 to 70°C, unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
VDD	Supply voltage	With respect to Vss	-0.3~6.0	V
Vı	Input voltage		Vss-0.3≤Vı≤VDD+0.3	V
Vo	Output voltage		Vss≤Vo≤Vdd	V
Pd	Power dissipation	Ta=25°C	300	mW
Topr	Operating temperature		-20~70	°C
Tstg	Storage temperature		-40~125	°C

RECOMMENDED OPERATING CONDITIONS (VDD = 5V, Ta = -20 to 70°C, unless otherwise noted)

Symbol	Parameter		Limits			Unit
			Min.	Тур.	Max.	Onit
VDD	Supply voltage		4.75	5.00	5.25	V
ViH	"H"level input voltage AC, CS, SIN, SCK, TESTA, TESTB		0.8×VDD	VDD	VDD	V
VIL	"L" level input voltage AC, CS, SIN, SCK, TESTA, TESTB		0	0	0.2XVDD	V
VCVIN	CVIN, HOR		-	2.0VP-P	_	V
Voscin	Input voltage OSCIN (Note)		0.3VP-P	-	4.0VP-P	V
				3.580		
foscin	Synchronous signal oscillation frequency		_	4.434	_	MHz
	(Duty 40~60%)			3.576		
fosc1	Display oscillation frequency	24 charactersX10 lines	-	480 X fн	_	MHz
fosc2		32 charactersX7 lines	-	640×fH	_	MHz

Notes 1. Noise component is within 30mV.

ELECTRICAL CHARACTERISTICS (VDD = 5V, Ta = 25°C, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
	i alametei		Min.	Тур.	Max.	
VDD	Supply voltage	Ta=-20~70°C	4.75	5.00	5.25	V
IDD	Supply current	VDD=5.00V	-	30	50	mA
Voн	"H"level output voltage P0, P1	VDD=4.75V, IOH=-0.4mA	3.75	ı	_	V
Vol	"L" level output voltage P0, P1	VDD=4.75V, IOL=0.4mA	1	ı	0.4	V
Rı	Pull-up resistance	VDD=5.00V	10	30	100	kΩ
	AC, CS, SCK, SIN, TESTB		10	30	100	NS2

VIDEO SIGNAL INPUT CONDITIONS (VDD = 5V, Ta = -20 to 70°C, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Тур.	Max.	Offic
VIN-SC	Composite video signal input clamp voltage	Sync-chip voltage	-	1.5	-	V



^{2.} fH: Horizontal synchronous frequency (MHz).

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

Note for Supplying Power

(1) Timing of power supplying to \overline{AC} pin

The internal circuit of M35054-XXXFP/ M35055-XXXFP is reset when the level of the auto clear input pin \overline{AC} is "L". This pin is hysteresis input with the pull-up resistor. The timing about power supplying of \overline{AC} pin is shown in Figure 16. tw is the interval after the supply voltage becomes 0.8 X VDD or more and before the supply voltage to the \overline{AC} pin (\overline{VAC}) becomes 0.2 X VDD or more. After supplying the power (VDD and VSS) to M35054-XXXFP/ M35055-XXXFP, the tw time must be reserved for 1ms or more.

Before starting input from the microcomputer, the waiting time (ts) must be reserved for 500ms after the supply voltage to the \overline{AC} pin becomes 0.8 X VDD or more.

(2) Timing of power supplying to VDD1 pin and VDD2 pin The power need to supply to VDD1 and VDD2 at a time, though it is separated perfectly between the VDD1 as the digital line and the VDD2 as the analog line.




Fig. 17 Timing of power supplying to \overline{AC} pin

PRECAUTION FOR USE

Notes on noise and latch-up

Connect a capacitor (approx. 0.1 °F) between pins VDD and Vss at the shortest distance using relatively thick wire to prevent noise and latch up.

ROM ORDERING METHOD

Please submit the information described below when ordering Mask ROM.

- (2) Data to be written into mask ROM EPROM (three sets containing the identical data)
- (4) Program for character font generating + froppy disk in which character data is input



MITSUBISHI MICROCOMPUTERS

M35054-XXXFP/M35055-XXXFP

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

STANDARD ROM TYPE: M35054-001FP

 $\mbox{M35054-001FP}$ is a standard ROM type of M35054-XXXFP character patterns are fixed to the contents of Figure 18 to 19.






Fig. 18 M35054-001FP character pattern (1)




Fig. 19 M35054-001FP character pattern (2)



MITSUBISHI MICROCOMPUTERS

M35054-XXXFP/M35055-XXXFP

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

STANDARD ROM TYPE: M35055-001FP

M35055-001FP is a standard ROM type of M35055-XXXFP Character patterns are fixed to the contents of Figure 20 to 23.






Fig. 20 M35055-001FP character pattern (1)






Fig. 21 M35055-001FP character pattern (2)



Fig. 22 M35055-001FP character pattern (3)







Fig. 23 M35055-001FP character pattern (4)

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

PACKAGE OUTLINE



MITSUBISHI MICROCOMPUTERS

M35054-XXXFP/M35055-XXXFP

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS



Keep safety first in your circuit designs!

Mitsubish Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

- These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party.

 Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples
- Misubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.

 All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Misubishi Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Misubishi Electric Corporation or an authorized Misubishi Semiconductor product distributor for the latest product information before purchasing a product listed herein. The information described here may contain technical inaccuracies or typographical errors. Misubishi Electric Corporation assumes no responsibility or any damage, liability, or other loss resisting from these inaccuracies or errors. Please also pay attention to information published by Misubishi Electric Corporation assumes, including the Misubishi Electric Corporation assumes no responsibility of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information contained herein.

 Misubishi Electric Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Misubishi Electric Corporation or an authorized Misubishi Semiconductor product distributor when considering the use of a product contained herein.

 The prior written approval of Misubishi Electric Corporation is necessary to reprint or reproduce in whole or in part these materials.

 The prior written approval of Misubishi Electric Corporation is necessary to reprint or repr

- If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved
- destination.
 Any diversion or reexport contrary to the export control control product distributor for further details on these materials or the products control product distributor.

 Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

 Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for further details on these materials or the products contained therein.



REVISION DESCRIPTION LIST

M35054-XXXFP/M35055-XXXFP DATA SHEET

Rev. No.	Revision Description	Rev. date
1.0	First Edition	980402
1.1	P48 20P2Q-A (20-PIN SSOP) MARK SPECIFICATION FORM B: Note 4 added	000707
1.2	B: Note 4 added Delete Mask ROM ORDER CONFIRMATION FORM and MASK SPECIFICATION FORM	000829