Learning TLA+ by Examples

Richard Tang

January 17, 2025

Contents

1	Inti	roduction	3			
	1.1	Catching Problems Early	3			
	1.2	The Generalized Problem	4			
	1.3	TLA+	5			
	1.4	Book Layout	5			
2	TLA+ Primer					
	2.1	Design Intent	6			
	2.2	Requirement	7			
	2.3	Spec	7			
	2.4	Safety	8			
	2.5	Liveness	8			
	2.6	Model Checker	9			
Ι	$\mathbf{E}\mathbf{x}$	camples	11			
3	Blin	nking LED	12			
	3.1	Requirement	12			
	3.2	Spec	12			
	3.3	Safety	14			
	3.4	Liveness	14			
	3.5	Model Checking	14			
	3.6	Limitation	15			
4	Simple Gossip Protocol					
	4.1	Requirement	16			
	4.2	Spec	17			
		4.2.1 Base	17			
		4.2.2 Finitized	18			
5	Dof	t Consongus Protogol	20			

ntanta	2
Contents	\angle

6	Simple Scheduler	21			
	6.1 Requirement	21			
	6.2 Spec	21			
	6.3 Safety	23			
	6.4 Liveness	23			
7	Simple Elevator	25			
8	Miscellaneous	26			
II	Examples with PlusCal	27			
9	SPSC Lockfree Queue	28			
	9.1 Requirement	28			
	9.2 Spec	30			
	9.3 Safety	30			
	9.4 Liveness	31			
	9.5 Configuration	31			
10	SPMC Lockless Queue	32			
II	I Language Reference	33			
11	11 Data Structure				
12	12 Common Pattern				
13	13 Liveness Revisited				

Introduction

1.1 Catching Problems Early

Years ago, I worked on a propietary low power processor in an embedded system. The processor ran microcode featuring a custom instruction set. To enter (or exit) a low power state, a set of (possibly hundreds) instructions had to be executed. These instructions progressively puts the system in lower power state. For example, turn off IP A, then turn off IP B, then turn off power island to the IPs, etc. To save cost and power, the low power processor had very little debug support.

An experienced reader may start to notice some redflags.

When the system enters a low power state, it executes possibly hundreds of instruction. If the microcode attempts to access the memory interface when the power island has been shut off, the system would hang. Since the power island has been shut off, the JTAG port is also shut off, leaving the developer with no way of live debugging related problem. At this point the developer needs to siphon through (possibly hundreds) of instructions to catch invariant violation manually.

As one can imagine, maintaining the microcode was very expensive. Fortunately, the propietary low power processor only had a handful of instructions, I was able to reduce the maintenance cost by creating an emulator to verify the microcode prior to deploying it on target. The emulator tracks the system state on every command execution and confirm every step along the way none of the system invariants have been violated. This included stuff such as:

- Accessing memory interface after power off leads to a hang
- Accessing certain register in certain chip revision leads to a hang
- \bullet Verify IPs are shut off in the allowed order

• ... etc

The verification algorithm was implemented using a *depth-first search* algorithm, providing 100% microcode coverage before deploy on target.

This was a very enlighting experience. To generalize, there are a class of problem in the industry where the solution space with very high *failure cost*. Solutions such as lockless/waitfree data structure, distributed algorithms, OS scheduler, etc tend to have high failure cost because they are possibly extremely difficult to debug or reproduce.

There's gotta be a better way to solve these problems..

1.2 The Generalized Problem

Fast forward to now: I stumbled across TLA+ as I was learning about distributed algorithms. A formalized solution of what I was looking for.

Leslie Lamport invented the TLA+ 1999, but didn't appear to have caught on until the 2010's. I'm of the opinion that TLA+ was invented ahead of its time, and recently the problem complexity finally caught up to allow the tool to more visibly demonstrate its strength.

We are also at a point in the technology curve where vertical scaling is no longer physically practical, and the industry is exploring horizontal scaling solution. This is apparent in a few regards: CPU speed has plateau in the past decade or so. Hardware vendor focuses on scaling horizontally by adding more cores. Software vendors finds it more financially attractive to buy two of the same machine than buying the same machine with twice the capability, etc. All of these motivates software or hardware solution in the horizontal scaling space.

One slight problem: human are bad at concurrent reasoning.

Humans are fundamentally single-threaded machines. Reasoning things that execute in parallel is possible, but difficult. It is hard to enumerate all possible scenario in one's mind to ensure the design accommodates all the edge cases.

Consider a distributed system. The system is a cluster of independently operating entities and need to somehow collectively offer the correct system behaviour, while any one of the machines may receive instructions out of order, crash, recover, etc.

Consider a single producer multiple consumer lockless queue. The consumers may reserve an index in the queue in certain order, but may release them in different order. What if one reader is really slow, and another reader is super fast and possibly lapse the slow reader?

Consider a OS scheduler with locks. Assume all the processes have the same priority - can a process starve the other processes by repeatedly acquire and release the lock?

$1.3 \quad TLA +$

The usual anti-pattern is to keep bandaiding the solution until bug reports stop comming in - but how does anyone know if the solution is actually *correct by design*? To solve this problem, we then must rely on tools to do the reasoning for us.

TLA+ is a system specification language, with the intent to describe the system with implementation details removed. TLA+ allows designer to describe the system as a sequence of states. The designer can expresses transition condition from one state to another, describe invariants that must hold true in every state and liveness properties that the overall system should converge to. The key innovation of TLA+ is once the system is modeled as a finite state machine, the states can be exhaustively explored (via breath-first-search) to ensure certain properties are held through out the entire state space (either per state or a sequence of states).

1.4 Book Layout

This book was motivated by the intent to solve problems. The book is designed to be example heavy with many chapter each representing an problem that can be modelled using TLA+.

Examples are split into two categories: A set of examples written using native TLA+ syntax, and another set of examples written using PlusCal (C-like syntax). I believe they are useful under different use cases. The differences will be highlighted in their respective sections. All examples will follow a similar layout, covering the expected design process (eg. requirement, spec, safety and liveness properties).

Finally, there will be part that language reference portion that that discuss a few topics deserving extra attention. The intent is to be using this section of the book as a *reference*.

TLA+ Primer

2.1 Design Intent

The key insight into TLA+ is modelling a system as a state machine. A blinking LED system can be described using a single variable with two states, LED being on or off. A simple digital clock can be represented by two variables, hour and minute and the number of possible states in a digital clock is 24*60 = 1440. For example, 10:01 is the next state 10:00 can transition to. Extrapolating further, Asssume an arbitrarily system described by N variables, each variable having K possible values such arbitrary system can have up to N^K state.

For every specification, designer can specify safety proerty (or invariants) that must be true in every states. For example, in any state of the digital clock hour must be between 0 to 23, or formally described as $hour \in 0..23$. Similarly, $minute \in 0..59$. More generic invariant examples include: in any state, only one thread has exclusive access to a critical region, all variables in the system are within allowable value, the resource allocation manager never allocates more than available resources, etc.

Designer can also specify *liveness* property. These are properties that are satisfied by a *sequence of state*. One liveness property for the digital clock could be when the clock is 10:00, it will eventually become 11:00 (10:00 leads to 11:00). More generic liveness property include: a distributed system eventually converges, the scheduler eventually schedules every tasks in the task queue, the resource allocation manager fairly allocates resources, etc.

TLC checks a TLA+ spec using breath-first search algorithm to explore all states in the state machine and ensure safety and liveness properties are upheld. TLA+ specifies the system using $propositional\ logic$.

2.2 Requirement

In this example, we will specify a *digital clock*. The digital clock has a few simple requirements:

- Two variables to represent state: hour and minute
- The clock increment one minute at a time
- The clock wraps around at midnight (ie. 23:59 transitions to 00:00)

2.3 Spec

The Init state of such system can be described as:

```
Init \stackrel{\triangle}{=} \\ \wedge hour = 0 \\ \wedge minute = 0
```

 $\stackrel{\triangle}{=}$ is the defines equal symbol and \wedge is the logical and symbol. The above TLA+ syntax can be read as Init state is defined as both hour and minute are both 0.

The spec also always include a *Next* definition, an *action formula* describing how the system transition from one state to another. Action formula contains *primed* variables what happens to the variable in its next state. The *Next* action for the digital clock can be defined as:

```
NextHour \triangleq \\ \land minute = 59 \\ \land hour' = (hour + 1)\%24 \\ \land minute' = 0 \\ NextMinute \triangleq \\ \land minute \neq 59 \\ \land hour' = hour \\ \land minute' = minute + 1 \\ Next \triangleq \\ \lor NextMinute \\ \lor NextHour
```

Here's a breakdown of what the spec does:

- Next can take NextMinute or NextHour
- Next takes NextMinute when minute is not 59, next hour is hour, next minute is minute + 1.

• Next takes NextHour when minute is 59, next hour is (hour + 1) modulus 24, next minute set to 0

Technically it's possible for *Next* to take both *NextMinute* and *NextHour*. This is not possible in this definition as *NextHour* and *NextMinute* are defined in a *mutually exlusively* fashion.

Finally, the spec itself is formally defined as:

```
\begin{array}{l} vars \; \stackrel{\triangle}{=} \; \langle hour, \; minute \rangle \\ Spec \; \stackrel{\triangle}{=} \; \\ \wedge \; Init \\ \wedge \; \Box [Next]_{vars} \end{array}
```

 $\Box[Next]_{vars}$ deserves some special attention:

- vars is defined to be all variables in the spec. Different combination of these variables constitute the states of the system (eg. 23:59 and 00:00 are both states in the system).
- $\square[Next]_{vars}$ is a box-action formula, where Next is an action and vars is a state function.
- — operator asserts the formula is always true for every step in the behaviour.
- And steps in the behaviour is defined as $[Next]_{vars}$, where Next describe the action and vars capturing all variables representing the state.

2.4 Safety

Safety property describes invariant that must hold true in every state of system. A common invariant is *type safety* checks. In a digital clock, hour can only be in value between 0 to 23, and minute can only be value of 0 to 59:

```
Type\_OK \triangleq \\ \land hour \in 0 ... 23 \\ \land minute \in 0 ... 59
```

2.5 Liveness

Liveness property verifies certain behavioural across a sequence of state. One liveness property can be confirming the clock wraps around correctly at midnight (which involves multiple states):

```
Liveness \triangleq
```

```
\land hour = 23 \land minute = 59 \Rightarrow hour = 0 \land minute = 0
```

→ is the *leads to* operator, suggesting something is eventually true. TLA+ provides a set of formulas that can be used to describe liveness property.

To verify liveness, we need to modify the spec slightly to enable *fairness* to prevent *stuttering*. In plain terms, fairness ensure *something* always happen in every step, allowing the states to transition. Without fairness the spec is allowed to *do nothing* as next step, this means liveness condition may fail because the spec permits the system to do nothing in perpetuity as next state. Fairness will be covered in more detailed in later chapter.

```
Spec \triangleq \\ \wedge Init \\ \wedge \Box [Next]_{vars} \\ \wedge WF_{vars}(Next)
```

 $WF_{vars}(Next)$ is the fairness qualifier.

2.6 Model Checker

The TLA+ spec can be verified using TLC model checker. The TLC model checker runs the spec and verifies all configured safety and liveness properties are satisfied during execution. To run TLC, we need two things:

- clock.tla the spec itself
- clock.cfg the corresponding configuration file

For reference, clock.tla spec is listed below:

```
- MODULE clock
EXTENDS Naturals
VARIABLES hour, minute
vars \triangleq \langle hour, minute \rangle
Type\_OK \triangleq
     \land \ hour \in 0 \ldots 23
     \land minute \in 0...59
Liveness \triangleq
     \land hour = 23 \land minute = 59 \Rightarrow hour = 0 \land minute = 0
Init \triangleq
     \wedge hour = 0
     \land minute = 0
NextMinute \triangleq
     \land \ minute = 59
     \wedge hour' = (hour + 1)\%24
     \wedge minute' = 0
```

```
NextHour \triangleq \\ \land minute \neq 59 \\ \land hour' = hour \\ \land minute' = minute + 1
Next \triangleq \\ \lor NextMinute \\ \lor NextHour
Spec \triangleq \\ \land Init \\ \land \Box[Next]_{vars} \\ \land WF_{vars}(Next)
```

The corresponding clock.cfg is listed below:

```
SPECIFICATION Spec
INVARIANTS Type_OK
PROPERTIES Liveness
```

Now run TLC and one should see something like this:

```
Model checking completed. No error has been found.
...
The depth of the complete state graph search is 1440.
```

Part I Examples

Blinking LED

Let's start with a trivial specification of a blinking LED. The intent of this example is to demonstrate the core functionalities of TLA+ specification language.

TODO: briefly talk about tla+ and model checker here.

3.1 Requirement

The LED is represented by a boolean variable that can be either 0 or 1.

... that's it.

3.2 Spec

The specification language may appear alienating as it is mathematically motivated based on propositional logic. Despite the (possibly) daunting syntax, designer only need to be familiar with a handful of key operators to start realizing value using TLA+. This chapter will attempt to describe the example in exhaustive detail to reduce the learning curve.

The following describe the core portion of the blinking LED spec.

```
VARIABLES b

vars \triangleq \langle b \rangle

Init \triangleq

\wedge b = 0

On \triangleq

\wedge b' = 1

Off \triangleq

\wedge b = 1

\wedge b' = 0
```

```
 \begin{array}{c} Next \; \stackrel{\triangle}{=} \\ \; \; \vee \; Off \\ \; \; \vee \; On \\ Spec \; \stackrel{\triangle}{=} \\ \; \wedge \; Init \\ \; \wedge \; \Box [Next]_{vars} \end{array}
```

- $\stackrel{\triangle}{=}$ is the defines equal operator
- \wedge and \vee are the AND and OR operator. The effect of these operator follow the natural definition in English:
 - -C \triangleq $A \land B$: C is true iff A and B are true -C \triangleq $A \lor B$: C is true iff A or B is true
- The ' operator represents the next state. b' represent b's next state.
- VARIABLES keyword defines a list of variables for the spec. In this case the spec defines a variable b which can be either 0 or 1
- vars is typically defined as a shorthand to refer to all variables in the spec.

With the above definition, we can revisit the Action definitions: *Init* defines the initial system state, where b is set to 0.

Next requires more elaboration. TLA+ specifies the system as a collection of states with transitions between them. In a simplified sense, the state is described as a collection of ANDs (eg. system is in state C if both A and B are true), the ORs then describe the states the system can possibly be in (eg. system can be in state C OR D). Revisiting the example, the blinking LED has two states:

- $On \triangleq b = 0 \land b' = 1$: b switches on
- Off $\stackrel{\triangle}{=} = 1 \wedge b' = 0$: b switches off

The system's Next state is defined to be one of these states: $Next \triangleq On \vee Off$.

 $\Box[Next]_{vars}$ is a **Box-Action Formula**, where Next is an action and vars is a state function. The formula is true iff every successive pair of steps in behaviour is a $[Next]_{vars}$. Finally Spec is conjunction between Init and $\Box[Next]_{vars}$. Note all TLA+ specification follows very similar template. There are situation we will need to provide fairness description - this will be covered later.

In short: this specification describes a two-state state machine where b toggles between 0 and 1.

Note that b can technically be *anything*. b can be 0, 1, -42, a dinosaur, etc. TLA+ specifies values of b which are valid in the system.

3.3 Safety

The spec so far only defines the possible states - but the *power* of TLA+ lies in its *properties* description. Safety properties are invariants that must hold true in *every* state. An invariant in the blinking LED example is:

```
TypeOK \stackrel{\Delta}{=} b \in \{0, 1\}
```

This states the only valid value of b is 0 or 1. If b is ever set to anything else, the spec is invalid.

Some example safety properties include: Only a single thread have exclusive access to critical section, number of concurrent reads cannot exceed data available to be read, etc.

3.4 Liveness

While safety properties describe invariant that must be upheld in every state, *Liveness* describe properties of a sequence of states. In the blinking LED example, a liveness property can be the if b is 0, it eventually becomes 1, and vice versa. This is described below:

```
Liveness \stackrel{\triangle}{=}

\land b = 0 \leadsto b = 1

\land b = 1 \leadsto b = 0
```

It is the author's opinion liveness describes the *design essense* behind the spec. The key characteristic of a system is described by its *behaviour* across a series of states. Does a distribute algorithm eventually converge to a working state? Does a resource manager fairly allocate resources in all scenarios? Does a scheduler ensure all tasks are eventually scheduled? These are behaviours that are *cannot* be concluded by looking at a single state, but across a *sequence of state*. Liveness allows designer to express and verify these properties.

3.5 Model Checking

Since the blinking LED is trivially specified, the full specification is included below. For subsequent chapters only snippet will be included. Please refer to the accompanied material for full spec source.

— MODULE blinking

```
TODO: install toolchain
TODO: commandline
TODO: using TLC
The following is the content of blinking.tla:
```

```
EXTENDS Naturals Variables b vars \triangleq \langle b \rangle TypeOK \triangleq \land b \in \{0, 1\}
```

```
\begin{array}{l} \textit{Liveness} \; \stackrel{\triangle}{=} \\ \; \; \wedge \; b = 0 \leadsto b = 1 \\ \; \wedge \; b = 1 \leadsto b = 0 \\ \textit{Init} \; \stackrel{\triangle}{=} \\ \; \; \wedge \; b = 0 \\ \; Next \; \stackrel{\triangle}{=} \\ \; \; \vee \; \wedge \; b = 0 \\ \; \; \wedge \; b' = 1 \\ \; \vee \; \wedge \; b = 1 \\ \; \; \wedge \; b' = 0 \\ \textit{Spec} \; \stackrel{\triangle}{=} \\ \; \; \wedge \; \textit{Init} \\ \; \wedge \; \Box [\textit{Next}]_{\textit{vars}} \\ \; \wedge \; \text{WF}_{\textit{vars}}(\textit{Next}) \end{array}
```

The following is the content of *blinking.cfg*:

```
SPECIFICATION Spec
INVARIANTS TypeOK
PROPERTIES Liveness
```

3.6 Limitation

Since TLA+ exhaustively explores all possible state, a linear growth of variables leads to TLC (temporal logic checker) execution time grows *exponentially*. This means the specification must be scoped correctly to limit the state space.

Similarly, if you want to verify concurrent psuedo code implementation in PlusCal, you can likely at most verify 10s of lines of code.

Simple Gossip Protocol

This section the author's notes on a simple gossip protocol by Andrew Hewler: https://ahelwer.ca/post/2023-11-01-tla-finite-monotonic/

4.1 Requirement

In a distributed system, a cluster of nodes collectively provide a serivce. A distributed database may have a collection of 10s to 100s of nodes working together to offer the service in a geo diverse fashion to be immune to partial outage. The nodes often have requirements to know about each other. In the context of distributed database, a node may need to know the key range another of its peers. The cluster needs a way to communicate this information. One such mechanism is the gossip protocol.

Gossip protocols are used to communicate cluster information in a distributed fashion, (unsurprisingly) in a distributed system. Without gossip protocol, nodes in a cluster learns about its neighbours by contacting a centralized server. This introduces a single failure point in the system. As the name suggest, gossip protocol relies on nodes to gossip with each other. The nodes in the cluster periodically selects a set of neighbors to exchange what it knows about the cluster. The recency information is part of the gossip message itself, allowing the node and the peer its talking to quickly decide who has the latest information on a node, and converge to it. Assume a N node cluster and each interal a node selects k neighbours to gossip with, the total amount of gossip propagation time is described logrithmticly below:

$$propagation_time = \log_k N * gossip_interval$$
 (4.1)

With the total number of messages exchanged:

$$messages_exchanged = \log_k N * k$$
 (4.2)

Now let's look at how a simple gossip protocol can be described by TLA+.

4.2 Spec

4.2.1 Base

In gossip protocol, every node needs to remember every other node's current state. In programming language this is typically described as counter[][]. The following is the equivalent in TLA+:

```
Init \stackrel{\triangle}{=} counter = [n \in Node \mapsto [o \in Node \mapsto 0]]
```

This defines counter a collection of nodes, where each node also contains a collection of nodes initialized to 0.

```
The nodes can move to a new version:

Increment(n) \triangleq counter' = [counter \ EXCEPT \ ![n][n] = @ + 1]
```

Note only the n's version is incremented. Communicating the update is done by the gossip action defined below:

```
Gossip(n, o) \stackrel{\triangle}{=} \\ LET \ Max(a, b) \stackrel{\triangle}{=} \ IF \ a > b \ THEN \ a \ ELSE \ b \\ IN \ counter' = [ \\ counter \ EXCEPT \ ![o] = [ \\ nn \in Node \mapsto \\ Max(counter[n][nn], \ counter[o][nn]) \\ ]
```

A few things to unpack here:

- n, o are the two nodes exchanging gossip. o is the node to be updated and n is the neighbor o gossips with.
- LET..IN allows local definition under LET used under IN. In this case Max is a local macro defined to return maximum between a and b.
- counter' (or referred to as counter *prime*) is what the variable will be in the next state. TLA+ doesn't provide a way to update a variable in a collection, so the convention is to assign a new array to the variable.
- counter EXCEPT![o] = [...] return counter with counter[o] defined in the bracket.
- where [...] is a collection of nodes with with counter set to the max between the current node and neighbour.

```
Finally, the actual spec:

Next \stackrel{\triangle}{=} \lor \exists n \in Node : Increment(n)

\lor \exists n, o \in Node : Gossip(n, o)
```

Next supports two possible next steps describe using disjunctions. The first is bumping the version of a random node, the second is select a pair of nodes to gossip. Note the *existential qualifier* on both, which basically states there

exists a node n in nodes, or there exists a pair of nodes n, o in nodes, respectively.

```
Finally, the actual spec definition: Spec \stackrel{\triangle}{=} \wedge Init
\wedge \Box [Next]_{counter}
```

The second conjunction formula is a **Box-Action Formula**, where *Next* is an action and *counter* is a state function. The formula is true iff every successive pair of steps in behaviour is a $[Next]_{counter}$. The spec defines a temporal theorem that is *always true*.

4.2.2 Finitized

There's a minor problem with the definition above. Gossip protocol, like many converging protocols, have a *monotonic increasing* requirement. On failures, the protocol bumps the version, which increases monotonically. Since TLA+ spec models the system as a graph, a monotonic increasing version number means the graph is *infinitely large*. To put the specification back into finite space, we can normalize the state:

```
GarbageCollect \triangleq \\ \text{LET } SetMin(s) \triangleq \text{CHOOSE } e \in s : \forall \ o \in s : e \leq o\text{IN} \\ \text{LET } Transpose \triangleq SetMin(\{counter[n][o] : n, \ o \in Node\})\text{IN} \\ \wedge \ counter' = [\\ n \in Node \mapsto [\\ o \in Node \mapsto counter[n][o] - Transpose \\ ]\\ \cap \ \land \ Unchanged \ converge
```

SetMin(s) implements standard TLA+ semantics to retrieve the minimum element in the set. The definition can be read as choose an e from S such that for every o in S, o is equal or bigger than e. Transpose is then subsequently defined as the minimum value exist in counter. Finally, counter' is updated such that every elements substracts Transpose.

The increment function is now updated to:

```
Increment(n) \triangleq \\ \land \neg converge \\ \land counter[n][n] < Divergence \\ \land S!Increment(n) \\ \land \text{UNCHANGED} \ converge
```

The conjunction counter[n][n] < Divergence limits the maximum counter value. Finally, the Next action is updated to the follow:

```
Next \triangleq 
 \lor \exists n \in Node : Increment(n)
 \lor \exists n, o \in Node : Gossip(n, o)
 \lor Converge
 \lor GarbageCollect
```

Note *GarbageCollect* is a now part of possible state transition. We will discuss *Converge* later, as it is related to liveness check. Lastly:

```
Fairness \stackrel{\triangle}{=} \forall n, o \in Node : WF_{vars}(Gossip(n, o))

Spec \stackrel{\triangle}{=} \land Init \land \Box[Next]_{vars} \land Fairness
```

The ${\it Fairness}$ conjunction ensures Gossip runs between every pair of n and o.

Raft Consensus Protocol

Simple Scheduler

6.1 Requirement

In this section we will define a spec for a simple task scheduler. The task sechdeuler has the following requirements:

- Supporting N execution context (ie. CPUs)
- Supporting T number of tasks
- Tasks have identical priority and are scheduled coopertively
- System has a single global lock
- Any task can attempt to acquire the lock, Any task attempting to acquire the lock are gauranteed to be scheduled.
- If multiple tasks attempt to grab the lock, the tasks will be scheduled in lock request order.

6.2 Spec

We will model scheduler using the following variables:

```
 \begin{array}{l} Init \ \stackrel{\triangle}{=} \\ \  \  \, \land \  cpus = [i \in 0 \ldots N-1 \mapsto ``"] \\ \  \  \, \land \  ready\_q = S2T(Tasks) \\ \  \  \, \land \  blocked\_q = \langle \rangle \\ \  \  \, \land \  lock\_owner = \  ``" \end{array}
```

A few things to note:

- The system has N executing context, represented as number of CPUs. When a task is running, cpus[k] is set to taskName. When CPU is idle, cpus[k] is set to an empty string.
- $ready_q$ and $blocked_q$ are initialized as $ordered\ tuple$, due to the cooperative scheduling requirement.
- S2T is a macro that converts a set into a ordered tuple. This is to accommodate the fact it appears I cannot define tuple in .cfg file.
- Finally, the single system lock is represented as *lock_owner*.

A task can be in three possible state: Ready, Blocked and Running. The *Next* box-action fomula will define a Ready and Running action, and the implementation will include related lock contention handling.

```
- Module scheduler -
MoveToReady(k) \triangleq
     \land cpus[k] \neq ""
     \land lock\_owner \neq cpus[k]
     \land ready\_q' = Append(ready\_q, cpus[k])
     \wedge cpus' = [cpus \ EXCEPT \ ![k] = ""]
     \land UNCHANGED \langle lock\_owner, blocked\_q \rangle
Lock(k) \triangleq
       lock is empty
       \lor \land cpus[k] \neq ````
           \land lock\_owner = ""
           \wedge lock\_owner' = cpus[k]
           \land UNCHANGED \langle ready\_q, cpus, blocked\_q \rangle
        someone else has the lock
          \land cpus[k] \neq ````
           \land \ lock\_owner \neq ""
           \land lock\_owner \neq cpus[k] cannot double lock
           \land blocked\_q' = Append(blocked\_q, cpus[k])
           \land cpus' = [cpus \ \text{except} \ ![k] = ""]
           \land UNCHANGED \langle ready\_q, lock\_owner \rangle
Unlock(k) \triangleq
     \land \ cpus[k] \neq ""
     \land \ lock\_owner = cpus[k]
     \land \mathit{lock\_owner'} = ```'
     \land cpus' = [cpus \ \text{EXCEPT} \ ![k] = ""]
     \wedge ready\_q' = ready\_q \circ blocked\_q \circ \langle cpus[k] \rangle
     \land blocked\_q' = \langle \rangle
Running \triangleq
    \exists k \in \text{DOMAIN } cpus:
         \land cpus[k] \neq "
```

```
 \land \lor MoveToReady(k) \\ \lor Lock(k) \\ \lor Unlock(k)
```

6.3 Safety

6.4 Liveness

I believe this is the most important part of cooperative scheduler design. While the scheduler can't *force* a task to relinquish a lock (the scheduler doesn't dictate when the task is *done*), the scheduler can ensure scheduling fairness by scheduling the next lock requester intsead of the task that just relinquished the lock.

```
Liveness \stackrel{\triangle}{=} \forall t \in Tasks:

LET

b \stackrel{\triangle}{=} \{x \in \text{DOMAIN } blocked\_q : blocked\_q[x] = t\}

IN

\land b \neq \{\} \leadsto b = \{\}
```

The formula defines set b to be either an empty set or a set of one task. Assume a set of $\{"p0", "p1", "p2\}$. Possible value of b include: $\{\}, \{"p0"\}, \{"p1"\}$ and $\{"p2"\}$. The fomula then states an non empty set of b leads to an *empty set* of b. In other words:

If a task ever becomes blocked, it will eventually become unblocked.

However, when we actually run the model checker, we will find the liveness property is *violated*. The failure scenario is basically one task holding onto the lock in one CPU, while the scheduler repeatedly schedule/deschedule a separate task in another CPU. While this is perfectly allowed, the model checker detects a possible path for the the system to trap in a local state and fail the liveness property.

Perhaps not surprisingly, if you construct similar liveness property to verify a task is *eventually* always scheduled, it will also fail. The model checker will provide a counter case where a task is never scheduled because another task is repeatedly acquire/release the global lock.

We need *Strong Fairness* to solve this problem:

```
\begin{array}{l} L \triangleq \\ \forall \, t \in \mathit{Tasks}: \\ \forall \, n \in 0 \ldots (N-1): \\ \mathrm{SF}_{\mathit{vars}}(\mathit{HoldingLock}(t) \wedge \mathit{Unlock}(n)) \\ \mathit{Spec} \triangleq \\ \wedge \mathit{Init} \\ \wedge \square[\mathit{Next}]_{\mathit{vars}} \\ \wedge \mathrm{WF}_{\mathit{vars}}(\mathit{Next}) \\ \wedge L \end{array}
```

Fairness ensures that we are never stuck in a repeated state.

Simple Elevator

https://surfing complexity.blog/2024/10/16/a-liveness-example-in-tla/surfing complexity.blog/2024/10/a-liveness-example-in-tla/surfing complexity.blog/2024/10/a-liveness-example-in-tla/surfing complexity.blog/2024/10/a-liveness-example-in-tla/surfing complexity.blog/2024/10/a-liveness-example-in-tla/surfing complexity.blog/2024/10/a-liveness-example-in-tla/surfing complexity.blog/2024/10/a-liveness-example-in-tla/surfing complexity.blog/2024/10/a-liveness-example-in-tla/surfing complexity.blog/2024/10/a-liveness-example-in-tla/surfing complexity.blog/2024/10/a-liveness-example-in-tla/surfing complexity.blog/2024/10/a-liveness-example

Miscellaneous

Part II Examples with PlusCal

SPSC Lockfree Queue

Single producer single consumer (SPSC) Lockfree queue is a standard data exchange queue between a producer and a consumer. The SPSC lockfree queue promises data can exchange between producer and consumer in a lockfree fashion, suggesting all condition both producer and consumer can make progress.

Contrast to standard shared queues, a SPSC waitfree queue doesn't require the use of a lock (eg. mutex). The queue can be logically represented fairly simply as:

```
template <typename T, ssize_t N>
class cQueue<T> {
    ssize_t rptr = 0;
    ssize_t wptr = 0;
    std::array<T, N> buffer;
    /* TODO: API definition below... */
};
```

A real implementation need to account for memory ordering effects specific to the architecture. For example, ARM has weak memory ordering model where read/write may appear out of order between CPUs. In this chapter we will only assume *logical* execution where each command is issued sequentially (even perceived across CPUs) to focus the discussion on TLA+.

9.1 Requirement

As mentioned in earlier section, a SPSC queue is represented by an array, a pair of read write pointer. The implementation is (hopefully) descriptively trivial:

- Two executing context, reader and writer
- Writer advances wtpr after writes
- Reader advances rtpr after reads

- If rtpr equals wptr, queue is empty
- If (wtpr + 1) % N equals rptr, queue is full

A possible implementation may look like below (not accounting for memory ordering effects):

```
template <typename T, ssize_t N>
class cQueue {
    ssize_t rptr = 0;
    ssize_t wptr = 0;
    std::array<T, N> buffer;
public:
    bool read (T &v) {
         /* queue empty check */
         if (rptr == wptr) {
             return false;
         /* data get */
         v = buffer[rptr];
         /* rtpr update */
        rptr = (rptr + 1) \% N;
        return true;
    }
    bool write (const T &v) {
        /* queue full check */
if ((wptr + 1) % N == rptr) {
             return false;
         /* data write */
         buffer[wptr] = v;
         /* wptr update */
        wptr = (wptr + 1) \% N;
        return true;
    }
```

Since reader and writer execute in different context, the instructions in read and write can interleave in *any* way imaginable:

- queue empty check can happen before or after queue full check
- data write happens immediately before data read
- ... so on and so forth

The key observations is that buffer [wtpr] is reserved by the producer. buffer [wtpr] is either unused or being written to. In either case the reader is not allowed to access it. Symmetric reasoning applies to rptr. This provides the *safety* to the design - but how do we verify this?

This is where TLA+ can help us formally verify the design.

9.2 Spec

TLA+ specification can be writen using its native formal specification language, or a C-like syntax called PlusCal (which transpiles down to itse native form). In this example, I chose to implement the specification using PlusCal, since the content to be verified is psuedo implementation. While it is possible specify SPSC in native TLA+, it is the author's opinion that it is more error prone in this case, each line is effective an individual state needs to be modeled.

The following is a snippet of the specification written in PlusCal, hopefully intuitive to read:

```
procedure reader(i)
variable
begin
r\_chk\_empty:
                    if rptr = wptr then
r\_early\_ret:
                       return;
                    end if;
r\_read\_buf:
                    assert buffer[rptr] \neq 0;
                    buffer[rptr] := 0;
r_cs:
                    rptr := (rptr + 1)\%N;
r\_upd\_rtpr:
                    return;
end procedure;
procedure writer(i)begin
w\_chk\_full:
                    if (wptr + 1)\%N = rptr then
w_early_ret:
                      return;
                    end if;
                    assert buffer[wptr] = 0;
w\_write\_buf:
w\_cs:
                    buffer[wptr] := wptr + 1000;
w\_upd\_wptr:
                    wptr := (wptr + 1)\%N;
                    return;
end procedure;
```

Note each command starts with a *label*, such as r_chk_empty. All the actions associated with the label is assumed executed atomically. This is reflected in the generated TLA+ code:

```
r\_chk\_empty(self) \triangleq \land pc[self] = \text{"r\_chk\_empty"} \\ \land \text{IF } rptr = wptr \\ \text{THEN } \land pc' = [pc \text{ EXCEPT } ![self] = \text{"r\_early\_ret"}] \\ \text{ELSE } \land pc' = [pc \text{ EXCEPT } ![self] = \text{"r\_read\_buf"}] \\ \land \text{UNCHANGED } \langle rptr, wptr, buffer, stack, i\_, i \rangle
```

9.3 Safety

As mentioned before, safety properties need to hold true in every single state. Some safety requirement we can enforce, for example:

Reader and writer cannot access the same index at the same time:

$$\sim ((pc[100] = "w_cs") \land (pc[101] = "r_cs") \land rptr = wptr)$$
(9.1)

All unused index should be set to 0:

$$\forall kk \in unused : buffer[kk] = 0 \tag{9.2}$$

At any given moment, buffer[wtpr] may be unused or written. buffer[rptr] may be unused or read:

```
\lor Cardinality(to\_be\_read) + 1 = Cardinality(reading)

\lor Cardinality(to\_be\_read) = Cardinality(reading) + 1

\lor Cardinality(to\_be\_read) = Cardinality(reading)
```

9.4 Liveness

```
All indicies are eventually used:
```

```
Liveness \stackrel{\triangle}{=} \forall k \in 0...N-1: \diamondsuit(buffer[k] \neq 0) Unused index 0 becomes used, used index 0 becomes unused. Liveness \stackrel{\triangle}{=} \land (buffer[0] = 0) \leadsto buffer[0] = 1000 \land (buffer[0] = 1000) \leadsto buffer[0] = 0
```

9.5 Configuration

SPMC Lockless Queue

Part III Language Reference

Data Structure

Common Pattern

Liveness Revisited