







LEARNING OBJECTIVES

- Learn about the SYCL specification and its implementations
- Learn about the components of a SYCL implementation
- Learn about how a SYCL source file is compiled
- Learn where to find useful resources for SYCL











SYCL is a single source, high-level, standard C++ programming model, that can target a range of heterogeneous platforms



A first example of SYCL code. Elements will be explained in coming sections!

```
1 #include <sycl/sycl.hpp>
 3 int main(int argc, char *argv[]) {
     std::vector<float> dA{2.3}, dB{3.2}, d0{7.9};
     try {
       auto asyncHandler = [&](sycl::exception list eL) {
         for (auto &e : eL)
           std::rethrow exception(e);
10
       };
       sycl::queue gpuQueue{sycl::default selector{}, asyncHandler};
11
12
       sycl::buffer bufA{dA.data(), sycl::range{dA.size()}};
13
                                                                Managing the data
14
       sycl::buffer bufB{dB.data(), sycl::range{dB.size()}};
15
       sycl::buffer buf0{d0.data(), sycl::range{d0.size()}};
16
17
       gpuQueue.submit([&](sycl::handler &cgh) {
         sycl::accessor inA(bufA, cgh, sycl::read only);
18
         sycl::accessor inB(bufB, cgh, sycl::read only);
19
                                                                                   Work unit
         sycl::accessor out(buf0, cgh, sycl::write only);
20
21
22
         cgh.parallel for(sycl::range{dA.size()},
                                                                                    Device code
                          [=](sycl::id<1>i) { out[i] = inA[i] + inB[i]; });
23
       });
24
25
26
       gpuQueue.wait and throw();
27
     } catch (sycl::exception &e) {
SYCL and the SYCL logo are trademarks of
31 }
```



SYCL_{TM}


SYCL IS...

- SYCL extends C++ in two key ways:
 - device discovery (and information)
 - device control (kernels of work, memory)
- SYCL is modern C++
- SYCL is open, multivendor, multiarchitecture





SYCL is a *single source*, high-level, standard C++ programming model, that can target a range of heterogeneous platforms



- SYCL allows you to write both host CPU and device code in the same C++ source file
- This requires two compilation passes; one for the host code and one for the device code





SYCL is a single source, *high-level*, standard C++ programming model, that can target a range of heterogeneous platforms

- SYCL provides high-level abstractions over common boilerplate code
 - Platform/device selection
 - Buffer creation and data movement
 - Kernel function compilation
 - Dependency management and scheduling





SYCL is a single source, high-level **standard C++** programming model, that can target a range of heterogeneous platforms

```
arrav view<float> a, b, c;

std::vector<float> a, b, c;

#pragma parallel_for
for(int i = 0; i < a.size(); i++) {
    c[i]
}

__global__ vec_add(float *a, float *b, float *c) {
    return c[i] = a[i] + b[i];
}

float *a, *b, *c;
    vec_add<</pre>
range >>> (a, b, c);
```


```
cgh.parallel_for(range, [=](cl::sycl::id<2> idx) {
  c[idx] = a[idx] + b[idx];
});
```

- SYCL allows you to write standard
 C++
 - SYCL 2020 is based on C++17
- Unlike the other implementations shown on the left there are:
 - No language extensions
 - No pragmas
 - No attributes





SYCL is a single source, high-level standard C++ programming model, that can **target a** range of heterogeneous platforms



- SYCL can target any device supported by its backend
- SYCL can target a number of different backends

SYCL has been designed to be implemented on top of a variety of backends. Current implementations support backends such as OpenCL, CUDA, HIP, OpenMP and others.







SYCL 1.2

• Released Apr 2014 SYCL 2020 (provisional)

• Released Jun 2020









SYCL 1.2.1

• Released Dec 2017


SYCL 2020 (final)

• Released Feb 2021






SYCL IMPLEMENTATIONS










- The SYCL interface is a C++ template library that developers can use to access the features of SYCL
- The same interface is used for both the host and device code
- The host is generally the CPU and is used to dispatch the parallel execution of kernels
- The device is the parallel unit used to execute the kernels, such as a GPU








- The SYCL runtime is a library that schedules and executes work
 - It loads kernels, tracks data dependencies and schedules commands








- There is no Host Device in SYCL (as of SYCL 2020)
- SYCL 1.2.1 had a concept of a 'magical' host device - an emulated backend
- SYCL 2020 implementations generally offer a CPU device
- Often, the best debugging on a platform is using a CPU device
- Yet, debugging off the CPU is important to discover offloading issues








- The back-end interface is where the SYCL runtime calls down into a backend in order to execute on a particular device
- Many implementations provide
 OpenCL backends, but some provide
 additional or different backends.








- The SYCL device compiler is a C++ compiler which can identify SYCL kernels and compile them down to an IR or ISA
 - This can be SPIR, SPIR-V, GCN, PTX or any proprietary vendor ISA
- Some SYCL implementations are library only in which case they do not require a device compiler

IR = Intermediate Representation **ISA** = Instruction Set Architecture



SYCL_{TM}


STD C++ COMPILATION MODEL




• This is the typical compilation model for a C++ source file.










• So how do you compile a source file to also target the GPU?








- As SYCL is single source the kernel functions are standard C++ function objects or lambda expressions.
- These are defined by submitting them to specific APIs.








- As well as the standard C++ compiler, the source file is also compiled by a SYCL device compiler.
- This produces a device IR such as SPIR, SPIR-V or PTX or ISA for a specific architecture containing the GPU code.



SYCL_m


STD C++ COMPILATION MODEL



• The CPU object is then linked with the device IR or ISA to form a single executable with both the CPU and GPU code.








- This is the multi-compiler compilation model.
- This allows the host compiler (MSVC, clang, icx, gcc) to be independent of the SYCL device compiler.







- SYCL also supports a single-compiler compilation model.
- Where both the host compiler and SYCL device compiler are invoked from the same driver.





WHERE TO GET STARTED WITH SYCL

- Visit https://sycl.tech to find out about all the SYCL book, implementations, tutorials, news, and videos
- Visit https://www.khronos.org/sycl/ to find the latest SYCL specifications
- Checkout the documentation provided with one of the SYCL implementations.



QUESTIONS









Code_Exercises/Exercise_1_Compiling_with_SYCL/source

Configure your environment for using SYCL and compile a source file with the SYCL compiler.