

Chapter -8

Main Memory


Base registers: It held smallest legal physical address ^{memory}.

Limit registers: It specify the size of range.

Let base register 400 & limit reg. 200. CPU can access all the address between 400 to 599.

How can ensure protection of address?

We can always check validity & protect address by use base & limit registers.



If an address requested by CPU is greater or equal to base address and it is within the limit then the address is valid and it will access memory.

otherwise addressing error will occur.

logical address: The address generated by CPU is called logical address or virtual address.


The set of all logical address is called logical address space.

Physical address: The address seen by the memory unit is called physical address. It is the actual address.

The set of all physical address space is called physical address space.

Write down about MMU :-

The runtime mapping of logical to physical memory address is done by a hardware device is called memory management unit (MMU).




Adding logical address with relocation register we get physical address of memory.

Static linking: system libraries & program code combined by the loader into the binary program image.

Hole → Block of available Memory

Hardware support for relocation & limit registers.



Relocation registers are used to protect user processes from each other & from changing OS code & data.

Logical add. must be less than limit register.

⇒ How to satisfy a target of size n from a list of free holes.

(i) First fit: Allocate the first hole that's big enough.

(ii) Best fit: Allocate smallest hole big enough.

(iii) worst fit: Allocate the largest hole big enough.

First & best fit is better than worst fit.

form of speed & storage utilization

Here memory partitions are:

600 KB, 200 KB, 300 KB, 350 KB, 750 KB, 125 KB.

First fit:

600 KB
500 KB
300 KB
350 KB
750 KB
125 KB

375 KB

11375 KB
225
200
300
350
750
125

200 KB

13375 KB
1200 KB
25
200
300
350
750
125

358 KB

1375 KB
9250 KB
25
200
300
350
1358 KB
392
125

No place
for 500 KB

115 KB

1375 KB
1200 KB
25
85
300
350
1358 KB
392
125

best fit

375 KB

50 KB

62 KB

650
250
300
350
450
125

1375 4
225
250
300
350
750
125

1375 4
225
250
300
350
750
125

1375 4
225
250
300
350
0358 4
392
125

500 KB No place

1375 4
225
250
300
350
0358 4
392
4115 4
15

(250 fit)
275 250 225
250 300 350 375
275 375 300 350

worst fit

375
650
200
300
350
4375 4
375
125

250
600
4200 4
350
350
0375 4
375
125

350
242
4200 4
300
350
0375 4
375
125

115
242
4200 4
300
350
0375 4
375
125

No place 500 4

External Fragmentation:

External Fragmentation occurs when there enough total memory space exists to satisfy a request, but it is not contiguous.

Internal Fragmentation: Allocated memory may be slightly larger than requested memory. The difference between these memory is called internal fragmentation.

50 Percent Rule: First Fit analysis reveals that given N blocks allocated $1.05N$ blocks lost to fragmentation.

X_3 of memory may be unusable is called 50 percent rule.

Compaction:


External Fragmentation can be reduced by via compaction

- (i) Shuffle memory contents to place all free memory together in one large block.
- (ii) Compaction is possible only if relocation is dynamic & is done at execution time.

Segmentation

Segmentation is a memory management scheme that supports user view of memory.

A program is a collection of segments.



Segmentation architecture


- ① logical address space consists of two tuple
 $\langle \text{segment no, offset} \rangle$.
- ② A segment table has two entry:
 - ① bare: Indicate the starting of the physical address where the segments reside in memory.
 - ② limit: specify the length of the segment.
- ③ STBR: segment table base register points to the segment table's location in memory.

STLR: segment table length register indicates the number of segments used by a program.

Segment no. S is legal if $S < STLR$.

Validation bit = 0, illegal segment.

Validation bit = 1, legal segment.




Math
3.12

- ④ $630 > 600 \rightarrow$ trap in OS
- ⑤ $13 < 14 \therefore$ so physical add = $2300 + 13 = 2313$.
- ⑥ $50 < 100$ so $a_n = 90 + 50 = 140$
- ⑦ $581 > 580$ so trap in OS.
- ⑧ $92 < 96$ so physical add = $1952 + 92 = 2044$ ✓

Paging:

Paging is a memory management scheme by which computer stores & retrieve data from secondary storage to main memory. physical address space to be non contiguous.



Implementation

- (i) logical address consist of two tuple
(Page no, Offset)
- (ii) page no. correspond a frame number.
- (iii) By adding frame no. & offset we get
Physical address.

Frame: Divide the physical memory into fixed size block is called frame.

page: Divide the logical memory into fixed size block is called page.


Page table: Page table is residing in memory & it has one parameter corresponds to the frame number.

Page table base register point to base table in memory.

Page Table Limit Register (PTLR) specifies the length of page table.

* Every data/instruction access requires two memory access:-
(i) one for page table.
(ii) one for data/instruction.

TLB: The two memory access problem can be solved by the use of a special fast look up hardware cache called associative memory or translation look aside buffers (TLBs).



TLB contents:

A TLB consists of ~~two~~ page number & frame number of the Page no. In logical address found in TLB

if it is called TLB Hit, otherwise TLB Miss.

Actions:

- (i) If TLB Hit occurs, get associative frame.
- (ii) If TLB miss occurs, Get frame from memory & put it on TLB.

Effective Access Time (EAT):

hit ratio = α


TLB access time = T .

memory access time = m :

Effective Access Time (EAT) = $(m+T)\alpha + (2m+T)(1-\alpha)$

why Page size is always power of 2

The page address is divided into 2 parts.



If there are m bit in logical address, n bit will offset and $(m-n)$ bit Page number.

Page size always power of 2 because it is easy to break into page number & page offset

Protection:

Memory protection implemented by associating protection bit with each frame. This protection bit is called valid, invalid bit.

(i) valid indicates that the associated page is in process.

(ii) invalid indicates that the page is not in process.

~~2010
real
8-9~~

(a) Paged memory reference take = $200 + 200 = 400 \text{ ns}$.

$$\begin{aligned}
 \textcircled{b} \quad \text{EAT when TLB used} &= (m+T)x + (2xm+T)(1-x) \\
 &= (200+20) \times 0.75 + (2 \times 200 + 20) \times 0.25 \\
 &= 270 \text{ ns.}
 \end{aligned}$$

~~2014
500~~

(i) physical address of $C = 7 \times 4 + 2 = 30$

$$(ii) \quad a^4 = g_2 = \frac{6x^4 + 15x}{5x^4 + 8} = 0.22$$

$$(iii) \quad u = u_i = 2x_4 + 0 = 0.8$$

$$\text{IV} \quad u \quad u \quad a = 7 \times 4 + 0 = 28$$

$$l = 2xy + 3 = 11$$

$$(vij)_9 \quad u \quad y \quad n = 3 \times 4 + 1 = 13$$

25 28

2012
6(a)

$$\text{No. of } \text{Page} = 8 = 2^3$$

$$\text{No. } 05 \quad \text{wind} = 1024 = 2^{10}$$

$$\text{No. of frames} = 32 = 2^5$$

logical address bit = $3+10=13$ bit

$$\text{physical address bit} = 5 + 10 = 15 \text{ bit}$$

CH-8+1²⁹

Virtual memory

V.M. is a technique that allows the execution of processes that are not completely in memory. It is separation of user logical memory from physical memory.

Advantage :-

- ① only a part of program need to be in memory for execution
- ② logical address space much larger than physical address space
- ③ Allow address space to be shared by others.
- ④ More program running concurrently.
- ⑤ Allow more & efficient process creation.

Drawback :-

- ① It is not easy to implement
- ② Decrease performance if it is not used carefully.

Performance via page fault:

Let, page fault rate = P $0 \leq P \leq 1$

Now, $P=0$, NO page fault.

$P=1$, every reference is a fault.

Effective Access Time (EAT)

$$\therefore EAT = (1-P) \times \text{memory access} + P(P.F \text{ overhead} + \text{swapin+swapout})$$

Performance of computer system is inversely proportional to Page fault rate.

Ex:

Memory Acetime = 200 ns

$$\begin{aligned}\text{Page fault service time} &= 8 \text{ msec} \\ &= 8 \times 10^6 \text{ ns}\end{aligned}$$

$$EAT = (1-P) \times 200 + P(8 \times 10^6)$$

$$= 200 - 200P + 8 \times 10^6 P$$

$$= 200 + 7999800P$$

$$\text{Page fault rate } P = \frac{1}{1000}$$

$$EAT = 200 + 8 \times 10^6$$

$$= 8.2 \text{ Microsec}$$

$$\text{Slowdown factor} = \frac{8299.8}{200} \boxed{214.9}$$

brought into memory several times.

Page replacement

Page replacement is the process of replacing page from memory which is not really used by currently demanded page.

Steps in Page replacement:

- ① Find the location of desired page on disk.
- ② find a free frame:-
 - ① If there is a free frame, use it.
 - ② If there is no free frame, use Page replacement algo to select a victim frame.
- ③ Write victim frame to disk if dirty.
- ④ Bring the desired page into the newly free frame, update the page & frame table.
- ⑤ continue the process by restarting the instruction that caused the trap.

Frame allocation algorithm

15
Q2

determines:-

- (i) how many frames to give each process.
- (ii) which frame to replace.

Page replacement algo

- (i) compute the number of Pagefault on a reference string
- (ii) want lowest Page-fault rate on both first access & re-access.

There are three types of Page replacement:-

1. FIFO (First come First serve)
2. Optimal (Worst fit (worst no. of pages))
3. LRU (Least Recently Used Present Page & Next pages will write and write)

Belady's Anomaly: In FIFO page replacement

Algorithm increase the no. of frame size will decrease increase no. of Page fault.

This phenomena is called Belady's Anomaly

2015
G(A)


Thrashing: A high ~~priority~~ Paging activity is called thrashing. A process is thrashing if it is spending more time Paging than executing.

Thrashing results in several performance problems.

To limit the effects of thrashing we need to,

(i) increase CPU utilization,

(ii) decrease the degree of multiprogramming,



(iii) If degree of multiprogramming is increased


it will increase CPU utilization ~~to~~ until maximum is reached,

(iv) If degree of multiprogramming increased

Chapter-5

Critical sections

Consider a system consisting of n processes ($P_0, P_1, P_2, \dots, P_n$) each process has a segment of code called critical section in which process may change their common variable, updating table, word files etc.



{ while (TRUE);

When a process is executing in critical section no other process can execute in critical section.

Critical section problem is a design protocol to solve this.

Requirement to critical Section Problem:

- ① Mutual exclusion: If process P_i is executing in its critical sections, then no other processes can be executing in their critical sections.
- ② Progress: If no process is executing in its critical section there exists some process which wants to enter their critical section, then the selection of the processes that will enter

of time that other processes are allowed to enter their critical section before the request is granted.

Peterson's Solution:

A Peterson solution requires two data items to be shared between two processes:

- turn;
- boolean flag (ID);

① The variable turn is used to determine which program will ~~next~~ enter critical section.

do {

flag[i] = true;

turn = j;

} while (flag[j] & turn == j);

} ^{End critical section}

flag[i] = false;

Remainder Section

{ while (true)