

CSE - CSE - CSE - CSE - CSE - CSE -
- CSE -

I Design a most optimal interface circuit with 8051 to meet the following requirement.

i) $2K \times 8\text{bit}$ ROM - 3 NO.s (Code memory)

ii) $4K \times 8\text{bit}$ RAM - 4 NO.s (Data memory)

iii) Two, single bit switches and two, single bit LEDs. ~~display~~ - 2 OM

II > Design a most optimal interface circuit, with all intermediate logic CKts, using the following device, for 8085 processor

i) $4K \times 4\text{bit}$ RAM - 5 NO.s

ii) $2K \times 4\text{bit}$ ROM - 2 NO.s

iii) $2K \times 8\text{bit}$ ROM - 1 NO.

iv) A single bit switch at FFEO

v) A single bit LED at FFDO

vi) A printer at address F8H

- 2 OM

- 1 -

- PTO

CSE - CSE - CSE - CSE - CSE - CSE -

CSE - CSE - CSE - CSE - CSE - CSE - CSE - CSE
iii) With a neat timing diagram, explain DCX instruction, in detail. If the period of clock is 0.5 μ s, exp how much time the processor takes to execute the instruction?
— 10M

iv) with an algorithm and ALP for 8085, Explain implement "Bubble Sort" algorithm. Explain the program using an example.
— 10M

v) Write an ALP for 8085, with an algorithm to implement a 'PULSE WAVE' with ON time - 20ms and OFF time 2 sec.
— 10M

vi) with a neat block Schematic representation, explain "Mirror memory" or "fold-back memory" in 8085. What are its advantages and disadvantages
— 10M

vii) Write Short notes on
a) The architecture of 8085 processor.
b) Computer - A digital State machine.
c) Instruction cycle, M/c cycle and T-states
d) Addressing modes
— 20M

-2-
E - CSE - CSE - CSE - CSE - CSE - CSE - CSE - CSE