CSE - CSE - CSE - CSE - CSE - CSE -I Design a most optimal interface Ciecuit with 8051 to meet the following requirement. i) 2KX 8bit Rom - 3ND.8 (code memory) ii) 4K x8it RAM - 4 NO.3 (Data memary) 111 > Two, single bit switches and two, single bit LEDY. deples II > Design a most optimal interface circuit, with all intermediate logic CK+3., tasing the Jollowing device, jul 8085 processor - 5 NO. 3 RAM 4K X 4bit - 2 NO13 2K X 4bit Rom 717 2K X 8bit ROM - I NO. A Single bit Switch at FFEO (Vi out FFDO A Single bit LED addless F8H A printer at Vi> - 20M - PTO CSE - CSE - CSE - CSE - CSE - CSE

CSE-CSE-CSE-CSE-CSE-CSE 114) With a neat timing diagram, explain DCX instauction, in detail. If the periodicity of clock is 0. sees, exp how much time the processor takes to execute the instruction.? IV) with an algorithm and ALP Jos 8085, Explo implement "Bubble Sost" algoritum. Explain the program using an example. V> White an ALP Joe 8085, with an algorithm to implement a PULSE WANE ' with ON time - 20ms and OFF time 2 sec. vi) with a neat blook 8 chematic Replesen--tation, explain "Missor memory" or "fold --back memory" in 8085. Klhat are its advantages and disadvantages - 10 M VII) Write Short notes on a> The alchitecture 9 8085 processal. b) Computer - A digital State machine. C) Instruction cycle, M/c cycle and T-states d> Adollessing modes E-CSE-CSE-CSE-CSE-CSE-CSE