


21/01/22

# CS251 - System programming

- Assemblers
- Loaders
- Linkers
- Microprocessor
- Utility programs



Take ASSEMBLER

$\xrightarrow{\text{L}}$   
0110 011100 001100  
 ADD

In some other ADD may be diff

001100

The system program is aware of these details.


Dependence on machine architecture → have Machine Architecture.  
Dependence

This one has lesser dependence on H/w aspects

↓  
hardware

Since it is dependence on architecture, without architecture we can't study S.P.

Suitable architecture



We will be focussing on -

- Memory
- Registers
- Data formats
- Addressing modes
- Instruction set
- I/O.


## Hexadecimal Representation

- Base-16 system
- It is positional numeric system

16 Basic symbols

Hex	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
Deci	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15

- Human-friendly representation of binary coded decimal



- Memory :-

- 8-bit bytes
- word  $\rightarrow$  3-consecutive bytes

L 24-bit

- Byte addressable

- Address of a word is given by lowest numbered byte

- Total of 32768 bytes = Size of memory

$2^{15} \rightarrow 32768$   
Any byte can be addressable by 15-bit address

$$2^9 \rightarrow 512$$

$$2^{10} \rightarrow 1024$$

## - Registers:-

- 24-bit length

- 5 registers (standard registers that use in 8085)

Mnemonic

A

Number

0 (called as Accumulator)

Extensively used in Arithmetic operations.

Ex:- LDA (TEN)

where to load is not given

So, it loaded into accumulator.  $A \leftarrow (TEN)$

X

1 (INDEX Register)

- Sequence of memory

sequence of

i=0

Sequence of memory words

i=1

Sequence of memory words

i=2

L

Array [i]

$\downarrow +[x] \quad x \rightarrow \text{increment}$

to store  
return address  
of instruction

xxxx0

xxxx1

xxxx2

xxxx3

xxxx4

xxxx5

xxxx6

xxxx7

xxxx8

xxxx9

xxxxA

xxxxB

xxxxC

xxxxD

xxxxE

xxxxF

- Jump to subroutine

(JSUB)  $\rightarrow$  return address

of JSUB is stored  
in Linkage register

RSUB

L Return from  
Sub routine

PC

8 - (Program counter)

SW

9 (Status word)

CC condition compare

CMP P, Q

JLT

LT EQ GT Z N

P < Q if LT

P = Q  $\rightarrow$

1 0 0 0 0

0 1 0 0 0

## - Data formats :-

① - Integers (supports only integers)

- 8 bits

- 2's complement is used for -ve (Signed integers)

② ASCII codes  
- 8-bits

SIC is H/W  
it doesn't support floating point

- Instruction formats:

- 24-bit length



1 = index addressing  
0 = Direct

address of

operand

15 is very much sufficient

because every byte is addressable by 15 bit

- Addressing modes:

In SIC, only 2 addressing modes are supported

→ X-flag (which addressing mode is chosen is taken care by this X-flag)


- Direct  $x=0$  TA = Address

- Indexed  $x=1$  TA = Address + (x)


opcode = 0 0

① LDA TEN

Load the accumulator  
with the symbol with  
10.



Final:- A ← 5




② LDA TEN, X

Indexed

addressing

is to be used.



$$\text{EA} = 1000 + (x)$$

Effective  
address

content of X register  
if it is 3

③ STCH BUFFER, X

Exercise to go through it


25/1/22

## System software - Machine Architecture

- SIC
- RISC
- SIC/XE
- CISC

### SIC

- Memory
  - $2^{15}$  bytes size  $\rightarrow$  15-bit address
    - Any byte can be addressable
- Registers
  - A, X, L, PC, SW
- Data formats
  - Integers, characters
- Instruction formats
  - 24-bit in length



### - Addressing modes

- Direct Addressing

Address mentioned in the Address field  $\rightarrow X=0$

EA = Address mentioned in the Address field.

- Indexed Addressing

EA = (Ex) + Address field.

$\rightarrow X=1$

STCH BUFFER, (X)  $\rightarrow$  Indexed address


Directive/information passed to assembler by the programmer to use indexed addressing.

MNEMONIC  
instruction  
(54)<sub>16</sub>  $\rightarrow$  OPCODE  
Hexa decimal  
A = 001111


OPCODE X      15. address  
0101 0100 | 1 | 001 0000 0000 0000

5    4      Decoder

5    4      9 0 0 0



0101 0100 | 001 0000 0000 0000



$$EF = 1000 + [x] \rightarrow \text{content of } x \text{ register}$$

indexed register by name  $x$

If assembler did mistake,  $x$  flag is not set

0101 0100 | 0 | 001 0000 0000 0000.

$$EF = 1000 \quad (+\text{Eq} \text{ is not taken}) \rightarrow \begin{array}{l} \text{every time} \\ \text{it is written in} \\ \text{same address} \end{array}$$

If programmer did mistake

STCH BUFFER (no, n)

-Instruction set :

### ⑤ - (Integer) arithmetic instructions.

- ADD  
- SUBTRACT } one of the operands is A (accumulator)

- MUL  
- DIV } ADD ALPHA using multiplier A

$$(A) \leftarrow (A) + (\text{ALPHA})$$

result will go back to A

$$\text{DELT A} = \text{ALPHA} + \text{BETA}$$

ADD, DELTA, ALPHA, BETA

This is complex  
(SIC does not support)

### ① Load and Store

- LDA, STA (load the accumulator, and store the accumulator)

- LDH, STCH ( " " indexed register)

- LDCH, STCH

- H

LDA, BETA  $\rightarrow$  9


ADD ALPHA  $\rightarrow$  1

STA DELTA

A  $\leftarrow$  9

A  $\leftarrow$  (9+1)

DELTA  $\leftarrow$  A



Not 10

10: A  
in hexadecimal

(only hexadecimal numbers will store)

## ② Comparison instruction

- A is one of the operand

CMP ALPHA      if ( $\text{ALPHA} > A$ )

$A <$

$= A$

result is stored in condition flag

CC

LT	GT	EQ
----	----	----

## ③ Conditional Jump instruction

Branch

- JLT, JGT, JEQ
- J

while C )

(Repeat)

## ④ Subroutine

- JSUB

- RSUB

## - Input and Output :

- It is done when device is ready

TD (Test Device instruction)

WD/RD (Write device / Read device)

DEV1 → device

Read TD DEV1

{ Till the device is ready we can't initiate read )

→ JEQ Read

if it ready, flag is set to equal

RD DEV1

loop (continuous check till it ready)

→ A

Read into accumulator

WRITE TD DEV2

JEQ write

WD DEV2 once device is ready

intiate write operation

~~SIC~~ extra equipment  
~~X~~ - CISC : → a bit advanced than SIC

## Machine Architecture

### - Memory:

Word length = 24 bit

Memory size =  $2^{20}$  bytes      20-bit address  
1 Mega byte

### - Registers:

A      0      - 5 registers

X      1

L      2

PC    8

SW    9

extra/additionally, (4 more registers)

B      3 (Base register)

- Relative Addressing

S      4 } General

T      5 } Working Registers

F      6 } Floating point accumulator

(48-bit)  
word length

They don't carry any special functionality

- Similar role of integer accumulator.


{ except word length }

### - Data formats:

① Integers → 24-bit

② Characters

③ Floating point → 48-bit → double of integer bit



### - Instruction formats

- 4 formats of instruction

27/1/22

## - Instruction formats:

- Different formats

- CISC → supports

- ① Relative Addressing

- 4 formats

① Format 1 : 1 Byte (length)

OPCODE (8-bit)

Ex:- FIX (A) ← (F)

load the accumulator with content of F

(F = floating point, A = integer)

it converts floating type to  
integer type

FLOAT (F) ← (A)

H10

(Halt the input/output)

② Format 2 : 2 Byte (length) = 16 bits

OPCODE R1# R2#

Register operands

ADDR

Ex:- COMPR A,S

{ COMP. A, operand }  
compare accumulator, operand

COMPR A, S

AO 04

③ Format 3 : 3 byte (length) = 24 bit

OPCODE n i a b P e Displacement

6,1 bit flags

→ It is not address

(Address = 20bit)

④ Format 4 : 4 bytes (length) = 32 bit

OPCODE n i a b P e Address

20 bit is sufficient

As Any byte can be addressed by 20bit address

a: Indexed

e: Extended → F3/F4

b,p: Type of relative addressing

Addressing modes

Format 3

Format 4 / extended format

+ JSUB RSUBROUTINE

## - Addressing modes :

- 8086 supports Relative Addressing

- It is used in Format 3 instructions

2 types

/user1/DAS

sort.c  
Input.txt

filename path  
/user1/DS/input.txt

↓  
These path is no longer works for this

Reorganizing Directories

/user1/Fouth/DS

fouth semester

./input.txt is there then that path still works.

/user1/DS/code

/user1/DS/data

/user1/DS/data/input.txt

./data/input.txt

Problems on Movement of files to somewhere are not arising because we used relative addressing?

Type	Indication	Target Address	
Base relative	b=1, p=0	TA = [B] + Displacement Content of base register	0 ≤ disp ≤ 4095 unsigned
Program Counter relative (Pc relative)	b=0, p=1	TA = [PC] + Displacement Content of PC	-2048 ≤ disp ≤ 2047 signed


If neither base relative nor pc relative is used.

Then b=0, p=0 | b=1, p=1

Ex:- for base relative addressing

① STX LENGTH

min → b=1 e



Suppose  $[B] \leftrightarrow 0033$

$x=0 \rightarrow$  not index  
direct addressing

$e=0 \rightarrow$  Format 3

$n=1 \& i=1 \rightarrow$  simple addressing

$b=1, p=0 \rightarrow$  Base relative addressing

$$TA = [B] + \text{Displacement}$$

$$= 0033 + 000$$

$$= \underline{\underline{0033}}$$

Ex:- PC relative addressing

② STL RETADER

OPCODE	m	i	n	b	p	e	disp
0001 01	1	1	0	0	1	0	0000 0000 0101

0 2 13 D

$x=0 \rightarrow$  Direct addressing

$e=0 \rightarrow$  Format 3

$n=1 \& i=1 \rightarrow$  simple addressing

$b=0, p=1 \rightarrow$  PC relative addressing

$$TA = [pc] + \text{Displacement}$$

$$[pc] \leftrightarrow 0003$$

$$= 0003 + 02D$$

$$\begin{array}{r} 000'3 \\ 002D \\ \hline 0030 \end{array} \quad (\text{Hexadecimal addition})$$

STL RETADER is stored in address 0030.

Loop TD 05

JEQ Loop

Jump forward  $\rightarrow$  Displacement is +ve

Jump back  $\rightarrow$  Displacement is -ve

Loop COMP N  $\rightarrow$  A,N

$TA > [pc] \rightarrow$  disp is +ve


JGT EXIT

A0

+ Loop  $\rightarrow$  Jump to loop

EXIT TD


### ③ LDA LENGTH



When relative addressing is not used,  
TA is directly given in displacement

$$TA = 033$$

### ④ STCH BUFFER, X



$$[B] \rightarrow 0033$$

$$[X] \rightarrow 0$$

$$TA = Disp + [B] + [X]$$

$$= 003 + 0033 + 0$$

$= 0036$   $\rightarrow$  Content stored in Accumulator (8 bit)  
will be stored under address location 0036.

$(i=1, n=0 \rightarrow)$  Immediate addressing

$i=0, n=1 \rightarrow$  Indirect addressing

LDA LENGTH  $\leftarrow$  Assembly language

Language translator  
Assembler

0000 0011 0000 0000 0011 0011  $\leftarrow$  Machine language

This course  $\rightarrow$  how Assembler does that

We have to find disp for that

$$\text{Disp} = TA - [B]$$

$$\text{Disp} = TA - [PC]$$

28/1/22

## SIC/XE MACHINE ARCHITECTURE

### - Instruction formats

#### - 4 formats

$n, i, x, b, p, e$

$x$ : Indexed or Direct

$e$ : Extended  $\rightarrow F3/F4$

$b, p$ : Type of relative addressing

$m, i$

$i=1, n=0$ : Immediate addressing

- Operand is directly given in the instruction itself

Opcode: 0000 0000  $\leftarrow$  LDA #9

0000 0000 | 0000 00 0 | 000 0 0000 0000 1001

when we write  
in 6 bit opcode  
we just ignore last  
2 bits

more relative  
addressing concept

Assembler

Take this value directly  
and load the accumulator with 9

A  $\leftarrow$  9

$n=1, i=0$ : Indirect addressing

J @ RETADR

opcode of J is 3C  
0011 1100  
 $\downarrow$   
ignore

0011 11 1 | 0 0 0 1 0 | xxx

0000 0000 0011

chosen as PC Relative:  $b=0, p=1$

[PC]  $\Rightarrow$  002D

RETADR  $\Rightarrow$  00303 0030

Displacement = TA - [PC]

$$\begin{array}{r}
 = 00303 00 \\
 - 002D \\
 \hline
 0003
 \end{array}$$

During decoding

It identifies

3C  $\rightarrow$  J


indirect addressing

EA  $\rightarrow$  002D

0003

0030

As it is indirect addressing,



$n=0, i=0 \}$  Simple addressing: Target address is taken  
 $n=1, i=1 \}$

$n=0, i=1$  : Immediate addressing: No target address  
 $n=1, i=0$  : Indirect addressing: Target address is taken  
Indexing cannot be used as the address where the location of operand.

$b=0, p=0$  : Direct addressing.

↙ No relative addressing.

F<sub>3</sub>      F<sub>4</sub> →  $b=0, p=0$

Operand address fixed in  
↓ 12 bit

no need of relative addressing  
address is fit in 20 bit.

Displacement → Operand address TA

TA = Displacement +

TA | xxx ] A ← xxx

$b=1, p=0$  : Base relative

$b=0, p=1$  : PC relative

} we can have  
Indexing with it

3030	003600
3600	103000
6390	000303
C03	003030

$$(B) = 006000$$

$$(Pc) = 003000$$

$$(X) = 0000090$$

1) 032600       $\downarrow$   $\downarrow$  bpe  
     0000 0011 0010 01010000 0000      [4 bit  
     600      S0 format-3]  
     (00) LDA

$m=1, i=1$  : Simple addressing

$a=0$  : Direct addressing

$b=0, p=1$  : PC relative addressing

$e=0$  : F3

$$TA = [PC] + \text{Displacement}$$

$$TA = 3600 + 600$$

$$A \leftarrow 103000 \quad (\text{value stored at } 3600)$$

2) 03C300

3) 022030

1/2/22 03C300

0000 0011 1100 0011 0000 0000  
     600

00  
  LDA

$m=1, i=1$  : Simple addressing

$a=1$  : Indexed

$b=0, p=0$  : Base relative

$e=0$  : F3

$$TA = [BR] + \text{Displacement} + [X]$$

$$= 006000 + 300 + 000090$$

$$\begin{array}{r} 6000 \\ 300 \\ \hline 90 \\ \hline 6390 \end{array}$$

$$A \leftarrow 00C303$$

022030

0000 0010 0000 0000 0011 0000

00                                    030

LDA

$n=1, i=0$  : Indirect addressing

$\alpha=0, i=1$  Direct


$b=0, p=1$  : PC relative addressing

$e=0$  : F3.

$$TA = [PC] + \text{Displacement}$$

$$TA = 3000 + 030$$

$$\begin{array}{r} 3000 \\ + 030 \\ \hline 3030 \end{array}$$



As it is indirect addressing,  
 $A \leftarrow 103000$ .

4) 010030

0000 0001 0000 0000 0011 0000

00                                    030

LDA

$n=0, i=1$  : Immediate addressing

$\alpha=0$  : Direct

$b=0, p=0$  : No relative addressing

$e=0$  : F3

As it is immediate addressing, there will be no TA

$A \leftarrow \text{Displacement value}$

$A \leftarrow 30$

5) 003600

$\xleftarrow{\text{LDA}}$   $n=0, i=0$  : Simple addressing  
 $a=0$  : Direct  
 $b=0, p=1$  : PC relative addressing  
 $e=0$  : F4-3 (But only 24 bit is given)

$$TA = [PC] + \text{Displacement}$$

$$= 3000 + 600$$

$$= 3600$$

$$A \leftarrow 003600 \quad (103000)$$

6) 0310C303

$\xleftarrow{\text{LDA}}$   $n=1, i=1$  : Simple addressing  
 $a=0$  : Direct  
 $b=0, p=0$  : No relative addressing  
 $e=1$  : F4-3 (24 bit is given)

Directly we can write

$$TA = C303$$

$$A \leftarrow 003030$$

$n=1, i=1$  : Simple addressing

$a=0$  : Direct

$b=0, p=0$  : No relative addressing

$e=1$  : F4-3 (24 bit is given)

## - Instruction set

- LDB, LDT, LDS, STB
- FP → arithmetic
- Register-register

ADDR, SUBR, MULR, DIVR

Format 2

ADDR r<sub>1</sub>, r<sub>2</sub>

r<sub>2</sub> ← (r<sub>1</sub>) + (r<sub>2</sub>)

## - Input Output

Programming Example : SIC, SIC/XE

### ① Data Movement

SIC :

→ one memory location → another

(one word (24 bit))

Store the value of accumulator at ALPHA

LDA

FIVE

A ← 5

STA

ALPHA

FIVE

5

ALPHA

5

BETA

5

FIVE → is a WORD and Value is 15

ALPHA

Reserve word  
RESW

① word

Symbolic Labels

they refer to specific memory location


WORD → refers to WORD constant

RESW → " " Res it is reserved to a word.

one byte (8 bit)

LDCH CHARZ

STCH C1



CHARZ → BYTE constant C'z'

C1 → RESB (Reserved byte)

SIC/XE :-

LDA #5  
 STA ALPHA  
 LDA #90 → or LDCH  
 STCH C1

ALPHA RESW 1  
 C1 RESB

## ② Arithmetic Operations.

BETA ← (ALPHA + INCR-1) → ①  
 DELTA ← (GAMMA + INCR-1) → ②

SIC :-

LDA ALPHA  
 ADD INCR  
 SUB ONE  
 STA BETA  
 LDA GAMMA  
 SUB  
 ADD INCR  
 SUB ONE  
 STA DELTA

ALPHA RESW 1  
 BETA RESW 1  
 GAMMA RESW 1  
 DELTA RESW 1  
 INCR RESW 1  
 ONE WORD

(ALPHA + INCR) → ALPHA  
 (GAMMA + INCR) → DELTA

②

ONE WORD  
 ALPHA RESW 1  
 BETA WORD

10 WORDS

SIC/XE :-

Noneed ← ADDR S,A  
 to fetch from memory. SUB #1  
 STA BETA

LDS INCR

LDA ALPHA

S,A

#1

BETA

LDA GAMMA

ADDR S,A

S,A

STA DELTA

S,A

ALPHA	RESW	1	DATA
BETA	RESW	1	DATA
GAMMA	RESW	1	DATA
DELT A	RESW	1	DATA
INCR	RESW	1	DATA

③ How to do Indexing ; Loop Management  
Based on that how to manage Array I/O.

4/2/22

answering Q's from ch 3

SIC, SIC/XE programs | code segments (AH91A) → A13.1

Arithmetic operation

BETA ← (ALPHA + INR-1)

DELTA ← (GAMMA + INR-1)

"did in last class"

AH91A A03

DATA A0A

DATA B0B

③ Looping, indexing : String copy

SIC : 11-byte string copied from source to destination

LDX ZERO

MOVE CH — LDCH STR1,X

STCH STR2,X

TIX ELEVEN → X = X+1

JLT MOVECH X < > op. X < 11

STR1 BYTE 'TEST STRING'

STR2 RESB 11

ZERO WORD 0

ELEVEN WORD 11

STR1	DATA
	T
	E
	S
	T
	E
	S
	T
	E
	N
	G
	A

SIC/XE:

LDCH A01

LDX #0

MOVECH — LDCH STR1,X

STCH STR2,X

[TIX R T]

JLT MOVECH

STR1 BYTE C'TEST STRING'

STRQ RESB 11

X

Arrays  $\rightarrow$  ALPHA[100] BETA[100] GAMMA[100]

$$\text{GAMMA}[i] = \text{ALPHA}[i] + \text{BETA}[i]$$

SIC :

LDA ZERO


STA INDEX

LDX INDEX

LDA INDEX ALPHA,X

ADD BETA,X

STA GAMMA,X



TIXTHREE

TIX only  
increment  
by 1.  
and at the same  
time it compares.

LDA INDEX  
ADD THREE  $\rightarrow$  length of SIC - 3 bits  
 $\leftarrow +3$   
STA INDEX

COMP K300

JLT ADDLP

INDEX	RESW	1
ALPHA	RESW	100
BETA	RESW	100
GAMMA	RESW	100
ZERO	WORD	0
K300	WORD	300
THREE	WORD	3

SIC|xe :

LDS #3

LDT #300

LDX #0

LDA ALPHA,X

ADD BETA,X

STA GAMMA,X

ADDR S,X

COMPR X,T

JLT ADDLP

ALPHA RESW 100

BETA RESW 100

GAMMA RESW 100

# I/O

INLOOP TD INDEV  
JEQ INLOOP.  
RD INDEX  
STCH DATA

OUTLP TD OUTDEV  
JEQ OUTLP  
WD  
LDCH DATA  
WD OUTDEV

INDEX BYTE X'F1'  
OUTDEV BYTE X'05'  
DATA RESB

(read the data)

+Hexadecimal

name in <Q>

standard INPUT device

name in <Q>

- Read 100-byte record  
→ Memory

- Subroutine

PC → JSUB READ ← ADD XXX

READ	LDX ZERO
RLOOP	TD INDEX
	JEQ RLOOP
	RD INDEX
	STCH RECORD,
	TIK K100
	JLT RLOOP

When it is called

① TA is calculated

(TA of Subroutine)

② Where to return

Linkage registers.

PC

RET

PC

RET

PC

RET

PC

RET

PC

RET

PC

[RSUB] → Return from subroutine

INDEX BYTE X'F1'	RECORD RESWB 100
ZERO WORD 0	K100 WORD 100

# ① SIC program

$$\text{ALPHA} = \text{BETA} * \text{GAMMA}$$

LDA BETA  
MUL GAMMA  
STA ALPHA

BETA RESW 1  
GAMMA RESW 1  
ALPHA RESW 1

# ② SIC/XE program

$$\text{ALPHA} = \text{BETA} 4 * \text{BETA} - 9$$

LDA BETA  
MUL #4  
SUB #9  
STA ALPHA

LDA ALPHA  
LDS #4  
MULR S,A  
SUB #9  
STA ALPHA

SIC :-

LDA BETA  
MUL FOUR  
SUB NINE }  
STA ALPHA

# ③ SIC $\rightarrow$ Swap ALPHA, BETA

LDA ALPHA  
STA TEMP  
LDA BETA  
STA ALPHA  
LDA TEMP  
STA BETA  
  
ALPHA RESW 1  
BETA RESW 1  
TEMP RESW 1

④ a) SIC program to find sum of elements of an array ALPHA that has 10 words.

b) SIC/XE

a) →  
LDA ZERO  
STA SUM  
STA INDEX

SUMLOOP - LDX INDEX  
LDA ALPHA,X  
ADD SUM  
STA SUM  
LDA INDEX  
ADD THREE  
STA INDEX  
COMP ARRSIZE  
JLP SUMLOOP.

INDEX RESW 1  
SUM RESW 1  
ALPHA RESW 10.  
ZERO WORD 0  
THREE WORD 3  
ARRSIZE WORD 30.

Try this !!

$$\text{ALPHA} = \text{BETA} * \text{GAMMA}$$


$$\text{GAMMA} = \text{ALPHA} * \text{BETA}$$

MUL.

Repeated addition

ML WORD ALPH

Object program



b) LDS #3

LDT #10

LDX #0

LDA #0

STA SUM

SUM LP. LDA ALPHA,X

ADD SUM

STA SUM

ADDR S,X

COMPR X,T

JLT SUMLP

ALPHA \* BETA = GAMMA AND TWO ROWS

LDX ZERO

LDA ALPHA

SUM → ADD GAMMA

TIX BETA

JLP SUM

LDT BETA

LDX #0

LDS GAMMA

→ LDA ALPHA

SUM → ADDR A,S

LDA ZERO

STA GAMMA

LDX ZERO

SUM → LDA ALPHA GAMMA

→ ADD GAMMA ALPHA

TIX BETA

JLT SUM

JLP SUM

SUM → LDA ALPHA  
ADD GAMMA  
BETA GAMMA

7/2/22

## Instruction Set -

$m \rightarrow$  memory address

$n \rightarrow$  integer btw 1 and 16

$r_1, r_2 \rightarrow$  register identifiers.

Paranthesis  $\rightarrow$  denote the contents of register or memory location.

$A \leftarrow (m, m+2) \Rightarrow$  Contents of memory locations  $m$  through  $m+2$  are loaded into register A

$m, m+2 \leftarrow (A) \Rightarrow$  Contents of register A are stored in the word that begins at address  $m$

### Letters in Notes :-

P Privileged instruction

X Instruction available only on X version

F Floating-point instruction

C Condition code CC set to indicate result of operation

( $<$ ,  $=$ , or  $>$ ).

Mnemonic	Format	Opcode	Effect	Notes
ADD ALPH <sub>A</sub>	ADD <sub>m</sub>	3/4	18 $A \leftarrow (A) + (m, m+2)$	
	ADDF <sub>m</sub>	3/4	58 $F \leftarrow (E) + (m, m+5)$	X F
ADDR <sub>A</sub>	ADDR <sub>r<sub>1</sub>, r<sub>2</sub></sub>	2	90 $r_2 \leftarrow (r_2) + (r_1)$	X
	AND <sub>m</sub>	3/4	40 $A \leftarrow (A) \& (m, m+2)$	
CLEAR <sub>r<sub>1</sub></sub>	2	B4	$r_1 \leftarrow 0$	X
COMP <sub>m</sub>	3/4	28	$(A) : (m, m+2)$	C
COMPF <sub>m</sub>	3/4	88	$(E) : (m, m+5)$	XFC
COMPR <sub>r<sub>1</sub>, r<sub>2</sub></sub>	2	A0	$(r_1) : (r_2)$	X C
DIV <sub>m</sub>	3/4	24	$A \leftarrow (A) / (m, m+2)$	
DIVF <sub>m</sub>	3/4	64	$F \leftarrow (F) / (m, m+5)$	X F
DIVR <sub>r<sub>1</sub>, r<sub>2</sub></sub>	2	9C	$r_2 \leftarrow (r_2) / (r_1)$	X

FIX I C4 A  $\leftarrow$  (F) [convert to integer] XF  
 FLOAT I CO F  $\leftarrow$  (A) ["floating"] XF  
 HIO I F4 Halt I/O channel number (A) PX

Jm 3/4 3C PC  $\leftarrow$  L(m)

JEQ m 3/4 30 PC  $\leftarrow$  m PFF CC set to =

JGT m 3/4 34 PC  $\leftarrow$  m PFF CC set to >

JSUB READ  
→ LDA ZERO  
PC

JLT m 3/4 38 PC  $\leftarrow$  m PFF CC set to <

JSUB m 3/4 48 L  $\leftarrow$  (PC); PC  $\leftarrow$  m

LDA m 3/4 00 A  $\leftarrow$  (m, m+2)

RSUB 3/4 4C PC  $\leftarrow$  (L)

LDB m " 68 B  $\leftarrow$  (m, m+2)

LDF m " 70 F  $\leftarrow$  (m, m+5)

LDL m " 08 L  $\leftarrow$  (m, m+2)

LDS m " 6C S  $\leftarrow$  ( ) X

LDT m " 74 T  $\leftarrow$  ( ) X

LDX m " 04 X  $\leftarrow$  ( ) X

LDCH m " 50 A [rightmost byte]  $\leftarrow$  (m)

Load processor status P.

from information in A2 beginning

we are  
not using  
privileged  
instructions

MUL m 20 A  $\leftarrow$  (A) \* (m, m+2)

MULR r1, r2 2 98 A  $\leftarrow$  (r1) \* (r2)

STA m 3/4 0C m, m+2  $\leftarrow$  (A)

STB m 78 m, m+1  $\leftarrow$  (B)

STCH m 54 m, m+1 m  $\leftarrow$  (A) [rightmost byte]

STF m 80 m, m+5  $\leftarrow$  (F)

STI m 64 Interval timer value  $\leftarrow$  (m, m+2)

STL m 14 m, m+2  $\leftarrow$  (L)

STS m 7C J1  $\leftarrow$  (S)

STSW m 68 W  $\leftarrow$  (SW)


STT m 84 n  $\leftarrow$  T

STX m 10 n  $\leftarrow$  X

MULF m 60 F  $\leftarrow$  (F) \* (m, m+5)

NORM		08	$F \leftarrow (E)$ [normalized]	X
OR m	3/4	44	$A \leftarrow (A)   (m, m+2)$	X
RD m	"	D8	$A$ [rightmost byte] $\leftarrow$ data from device specified by (m)	P
RMO r <sub>1</sub> ,r <sub>2</sub>	2	AC	$r_2 \leftarrow (r_1)$	X
RSUB	3/4	4C	$P_C \leftarrow (L)$	X
SHIFTL r <sub>1</sub> ,n	2	A4	$r_1 \leftarrow (r_1)$ ; left circular shift n bits. [In assembled instruction, $r_2 = n-1$ ]	X
SHIFTR r <sub>1</sub> ,n	2	A8	$r_1 \leftarrow (r_1)$ ; right shift n bits, with vacated bit positions set equal to leftmost bit of (r <sub>1</sub> ). [In assembled instruction, $r_2 = n-1$ ]	X
SIO	1	FO	Start I/O channel no.(A); address of channel program is given by (s)	PX
SSK m	3/4	EC	Protection key for address m	PX
SUB m	3/4	IC	$A \leftarrow (A) - (m, m+2)$	C
SUBF m	3/4	5C	$F \leftarrow (F) - (m, m+5)$	X
SUBR r <sub>1</sub> ,r <sub>2</sub>	2	94	$r_2 \leftarrow (r_2) - (r_1)$	X
SVC n	2	B0	Generate SVC interrupt. [In assembled instruction, $r_1 = n$ ]	X
TOD m	3/4	E0	Test device specified by (m)	P C
TIO	1	F8	Test I/O channel number	P X C
TIxm	3/4	2C	$X \leftarrow (x) + 1$ ; $(X) : (m, m+2)$	C
TIxr r <sub>1</sub>	2	B8	$X \leftarrow (x) + 1$ ; $(X) : (r_1)$	X C
WD m	3/4	DC	Device specified by (m) $\leftarrow (A)$ [rightmost byte]	P

# Machine Architectures - SP



- Memory

- Registers

Data formats

- Instruction formats


- Addressing modes

- Instruction set

Reading Assignment

## ASSEMBLER

Assembler is a Translator



9/2/22

## Assembler

SIC

Source program  
AL

Assembler  
(Translator)

Object program  
ML

↓  
in the form of  
hexadecimal format  
0-9, A, B, C, D, E, F

→ Read a record from standard input device and write in  
standard output device

1	2	3	4
Labels given by the programmer	OPCODE	These are standard not like 'y'	
	ASSEMBLER DIRECTIVES	OPERANDS	
	comment		
1000 COPY	SIC START	1000	COPY FILE FROM INPUT TO
1000 FIRST	STL	RETADR	OUTPUT ADDRESS
1003 CLOOP	JSUB	RDRREC	READ INPUT RECORD
1006	LDA	LENGTH	TEST FOR EOF (LENGTH=0)
1009	COMP	ZERO	001036
100C	JEQ	ENDFILL	EXIT IF EOF FOUND
100F	JSUB	WRREC	301015
1012	J	CLOOP	Write output record
1015 ENDfill	LDA	EOF	482061
1018	STA	BUFFER	Loop
101B	LDA	THREE	31003
101E	STA	LENGTH	insert end of file Marker
1021	JSUB	WRREC	00102A
1024	LDL	RETADR	0C1039
1027	RSUB		Set length = 3
102A EOF	BYTE	C'EOF'	00102D
102D THREE	WORD	3	0C1036
1030 ZERO	WORD	0	482061
1033 RETADR	RESW	1	Get return address
			081033
			return to caller
			400000
			454F46 } constants
			000063
			000000

LOC → location

1036 LENGTH

RESW

1039 BUFFER

RESWB

H 1000

it is decimal

Length of record

4096

4096-Byte Buffer Area

In Hexadecimal → 1000

: SUBROUTINE TO READ RECORD INTO BUFFER.

2039 RDREC

LDX

ZERO

Clear loop counter 041030

LDA

ZERO

Clear A to ZERO 001030

203C RLOOP

TD

INPUT

Test input device E0205D

203F

JEQ

RLOOP

Loop until Ready 30203F

2042

D8205D

RD

INPUT

Read character into register A

2045

281030 COMP

ZERO

ZERO

Test for end of record (x'00)

2048

302057 JEQ

EXIT

EXIT Loop if FOR.

204B

01010100|1001000000111001 STCH

BUFFER,X

Store character in buffer

204E

549039 TIX

MAXLEN

Loop unless max length

2051

38203F JLT

RLOOP

has been reached.

2057

EXIT 101036 STX

LENGTH

Save record length

205A

400000 RSUB

Return to caller

→ 205D INPUT

BYTE

x'F1'

Code for input device F1

+1 205E MAXLEN

WORD

4096

(3 bytes) 001000 constant; so only 3 is incremented ]

(input is single byte)

: SUBROUTINE TO WRITE RECORD FROM BUFFER

2061 WRREC 041030 LDX

ZERO

Clear loop counter

2064 WLOOP E02079 TD

OUTPUT

Test output device

2067 302064 JEQ

WLOOP

Loop until ready

206A 509039 LDCH

BUFFER,X

Get character from buffer

206D DC2079 WD

OUTPUT

A WRITE character

2070 2C1036 TIX

LENGTH

Loop until all characters

2073 382064 JLT

WLOOP

Have been written

2076 400000 RSUB

END

Return to caller

2079 OUTPUT 05 BYTE

END

x'05'

Code for output device

length is 207A (2079 byte also occupied)

- Instructions

- Assembler directives

- START, END



- BYTE

- Generating character - Hexadecimal constant

BYTE

C'N'

BYTE

C'NIT GOA'

- WORD

- Generating word constant

- RESB

- Reserves indicated no. of bytes for data.

- RESW

- Reserves indicated no. of words.

## SIC Assembler

- Mnemonic instructions → Object code

- Symbolic operands → Machine address.

RETADR

1033.

- Constants → Values

EOF → 45 4F 46

THREE WORD 3 → 000003

- Object program generation

POINT

ROLE

These all are the  
roles of assembler

## Instruction format (sic)

OPCODE	X	Address
8	1	15

BUFFE<sub>x</sub> → X=1

NO, X → X=0

10/2/22

→ Sequential process : Forward reference

↳ opens the file, read it, write (sequentially)

It is not sequential. (pass process).

→ In the first instruction, it can't generate 141033 . becoz retadr address is <sup>not</sup> known at that time.

- Pass 1

- Pass 2

Copy is the name of the program

HCOPY 00100000107A

TOO1000@P141033482039001036281036281036301015482061  
30bytes

TOO101P(SOC1036U82061081034C0000454Fu6000003000000

TOO20391E0041030001030E0205D30203FD8205D28103020575490391C  
205E38203F

TOO20571D1010364C0000F1601000041030E02079302064509039DC207  
92C1036

TOO2073073820644C000005

E001000

Object program : Fixed/specific

→ 3-records

① Header record

col 1: H

(6) col 2-7: (6 columns) correspond to program name      2 spaces  
copy\_ \_

(6) col 8-13: Starting address of object program

001000 (Hexa decimal)

(6) col 14-19: length of object program in bytes.      (Hexadecimal)

00107A

1000-2079

2080 107A

207A  
- 1000  
\_\_\_\_\_  
107A

### ② Text records

col 1 : T

{ 1 } col 2-7 : starting address of object code in this record.

{ 2 } 8-9 : Length of object code in this record in bytes

10-69 : Object code, represented in hexadecimal

{ 60 } 2 columns per byte



1<sup>st</sup> T 10 instructions  
Each is 3 bytes (sic)  
30 bytes (1000)

30 bytes = 1E

16<sup>1</sup> 16<sup>0</sup>

$$16 + F = 16 + 14 = 30.$$

2<sup>nd</sup> T 7 instructions, 101E  
7x3 = 21 bytes  
15.

3<sup>rd</sup> T. 2039, 10 instructions / 10 records  
10x3 = 30 bytes  
1E.

4<sup>th</sup> T 2057, 10 records  
9x3 = 27  
1x1 = 1  
28 bytes  
1C

5<sup>th</sup> T 20873, 3 records

2x3 = 6  
1x1 = 1  
7 bytes → 07.

### ③ End records

col 1 : E

col 2-7 : Address of 1<sup>st</sup> executable instruction

↓  
1000

E001000

11/21/22

## SIC Assembler

1000	ARRSUM	START	1000	
1000		LDA	ZERO	00 13A8
1003		STA	INDEX	0C 1021
1006	ADD LP	LDX	INDEX	04 1021
1009		LDA	ALPHA,X	00 9024
100C		ADD	BETA,X	18 9150
100F		STA	GAMMA,X	0C 927C
1012		LDA	INDEX	00 1021
1015		ADD	THREE	18 13AE
1018		STA	INDEX	0C 1021
101B		COMP	K800	28 13AB
101E		JLT	ADDLP	38 1006
1021	INDEX	RESW	100	12C
1024	ALPHA	RESW	100 → $100 \times 3 = 300$ bytes	1024
1150	BETA	RESW	100	100 words
127C	GAMMA	RESW	100	1150
13A8	ZERO	WORD	0 000000	127C
13AB	K800	WORD	300 00012C	12C
13AE		WORD	3 000003	13A8
13AF				A-10
13B0				B-11
				C-12
				D-13
				E-14
				F-15
13B0	-1000			
3B0f	00 1021	18 13AE	(15 bit)	
	0000 0000   1   001 0000 0010 0100			
	0000 0000 1001 0000 0010 0100			
	0 0 9 0 2 4			


## Object program

H ARRSUM, 001000, 0003B0  
T, 001000, 1E, 00103A8, 0C1021, 041021, 009024, 189150, BC927C,  
001021, 1813AE, 0C1021, 2813AB  
T, 00101E, 03, 381006

T, 0013A8, 09, 000000, 00012C, 0000013

E, 001000.

17/2/22



- Sequential → Not in one go.
- 2 passes through the program.

### Pass 1 :

→ Assignment of addresses to instructions and symbols.

→ Save the addresses assigned to symbols.

→ processing of assembler directives (START & END)

### Pass 2 :

→ Mnemonic instructions → object code

→ BYTE, WORD → represented in CML

→ Completes processing of assembler directives [which is not completed in pass 1 is done here]

→ Object program.

### Data structures for SIC Assembler

① Location counter [LOCCTR] → assign addresses.

② Operation Code Table [OPTAB]

③ Symbol Table [SYMTAB]

### ② OPTAB

It will have Mlc code corresponding to Mnemonic instruction

Mlc code → Mnemonic instruction

Mnemonic instruction	Mc code
LDA	00
STL	14
JSUB	48
JN SIC/XE	xx
ADDR	xx

format  
is also  
mentioned

Pass 1 :

- it is used for validating Mnemonic operation code in source program

LDA LENGTH  
LFA LENGTH  
wrong input → error

in SIC/XE → to find instruction length for incrementing.

Pass 2 :

- Translation

LDA LENGTH  
↓  
00

### ③ SYMTAB

- Symbol Table
- Name and value for each symbol used  
↓  
(address)

Symbol	Value
COPY	10030
FIRST	10030
CLOOP	1003
ENDFIL	1015
:	

complete the table


Pass 1 :

- Name and value is inserted  
Pairs

If 2 CLOOP's are there, before insertion it will search and if it found loop already inserted the genuine ERROR.

## Pass 2:

### - Translation



### OPTAB

→

STL		
Searches from start.	:	:
250 →	:	

$O(N)$  / time complexity

Similarly for SYMTAB

"it's not good idea"

### Hash Table

↳  $O(1)$

constant time to access entry  $h_i$  in OPTAB & SYMTAB.

# SIC Assembler

18/2/25



## DS for SIC Assembler

- location counter [LOCCTR]

- operation code table [OPTAB]

- symbol table [SYMTAB]

HashTable  
for both  
OPTAB  
SYMTAB



hf(LDA) → index of LDA

## Hash function

key → its index  
corresponding

File structures, An object oriented approach with c++ by Michael J. Folk, ...


- collision  $hf(k_1) \rightarrow \text{index}$   
 $hf(k_2) \rightarrow \text{index}$

$hf(LDA)$   
 $hf(LDB)$

- Equally complex

- OPTAB

- SYMTAB



- Source program + location counter value  
error-code

LABEL → OPCODE → OPERAND  
of corresponding mnemonic

### Algorithm for pass 1:

begin

read first input line

if OPCODE = 'START' then

begin

Save # [OPERAND] as starting address

LOCCTR ← 1000

initialize LOCCTR to starting address

write line to intermediate file

read next input line

end {if START}

else

initialize LOCCTR to 0

while OPCODE ≠ 'END' do

begin

if this is not a comment line then

begin

if there is a symbol in the LABEL field then

begin

search SYMTAB for LABEL

if found then

Set error flag (duplicate symbol)

else

insert (LABEL, LOCCTR) into SYMTAB

end {if symbol}

→ Search OPTAB for OPCODE

if found then

add 3 {instruction length} to LOCCTR

else if OPCODE = 'WORD' then

add 3 to LOCCTR

else if OPCODE = 'ResWD' then

add 3 + # [OPERAND] to LOCCTR

else if OPCODE = 'RESB' then  
    add # [OPERAND] to LOCCTR  
else if OPCODE = 'BYTE' then  
    → begin add 1 to LOCCTR  
        and b...  
        find length of constant in bytes  
        and length to LOCCTR  
    end {if BYTE}  
else  
    Set error flag (invalid operation code)  
end {if not a comment}  
write line to intermediate file  
read next input line  
end {while not END}  
Write last line to intermediate file  
Save (LOCCTR - starting address) as program length  
end {pass 1}

## Pass 2 :

begin  
read first input line {from intermediate file}  
if OPCODE = 'START' then  
    begin  
        write listing line  
        read next input line  
    end {if START}  
write header record to object program  
initialize first Text Record  
while OPCODE ≠ 'END' do  
    begin  
        if this is not a comment line then  
            begin  
                → search OPTAB for OPCODE  
                if found then

```
begin
    → if there is a symbol in OPERAND field then
        begin
            Search SYMTAB for OPERAND
            if found then
                Store symbol value as operand address
            else
                begin
                    Store 0 as operand address
                    Set error flag (undefined symbol)
                end
            end {if symbol}
        else
            Store 0 as operand address
            assemble the object code instruction
        end {if opcode found}

    else if OPCODE = 'BYTE' or 'WORD' then
        convert constant to object code
    if object code will not fit into the current text record
        begin
            write text record to object program
            initialize new text record
        end
        add object code to text record
    end {if not comment}
    write listing line
    ↵ read next input line
end {while not END}
write last text record to object program
write end record to object program
write last listing line
end {pass 2}
```

21/2/22

Exercise:

4000	SUM	START	4000	4000
4000	FIRST	LDX	ZERO	045788
4003		LOA	ZERO	005788
4006	LOOP	ADD	TABLE,X	18C015
4009		TI X	COUNT	2C5785
400C		JLT	LOOP	384006
400F		STA	TOTAL	0C578B
4012	TABLE	RSUB		400000
4015	TABLE	COUNT	RESW	2000.
5785	COUNT	ZERO	RESW	1 16 6000
5788	ZERO	TO	WORD	0 16 375-0 000000
578B	Total	RESW	1 16 23-7	1-2
		END		1770
				4015
				5785

578D

SYMTAB

FIRST	4000	4015
LOOP	4006	23-7
TABLE	4015	375-0
COUNT	5785	000000
ZERO	5788	8+4=12

Program length =  $\frac{578E}{-4000}$   
 $\underline{-4000}$   
 $\underline{\underline{178E+1}}$

H SUM -- 004000 00178E

T 004000 15 045788 005788 18C015 2C5785 384006  
 0C578B 400000

T 005788 03 000000

E 004000

# SIC/XE Assembler

## Source Statement

COPY START

COPY FILE FROM INPUT TO OUTPUT

## Differences

- Starting address
- F4 instructions → TJSB
- $\#B$  immediate addressing
- $\#LENGTH$
- $\text{@RETADR}$  → Indirect addressing
- CLEAR → F2
- B, S → registers are used
- COMPR → F2 instructions.

→ Register-to-Register  
→ Immediate Address } Faster process (No memory access)

A 0

X 1

L 2

B 3

S 4

T 5

F 6

Pc 8

SW 9

1062 1065 106B 106C 106D 106E 106F 106G 106H 106I 106J 106K 106L 106M 106N 106O 106P 106Q 106R 106S 106T 106U 106V 106W 106X 106Y 106Z

106A 106B 106C 106D 106E 106F 106G 106H 106I 106J 106K 106L 106M 106N 106O 106P 106Q 106R 106S 106T 106U 106V 106W 106X 106Y 106Z

106A 106B 106C 106D 106E 106F 106G 106H 106I 106J 106K 106L 106M 106N 106O 106P 106Q 106R 106S 106T 106U 106V 106W 106X 106Y 106Z

106A 106B 106C 106D 106E 106F 106G 106H 106I 106J 106K 106L 106M 106N 106O 106P 106Q 106R 106S 106T 106U 106V 106W 106X 106Y 106Z

106A 106B 106C 106D 106E 106F 106G 106H 106I 106J 106K 106L 106M 106N 106O 106P 106Q 106R 106S 106T 106U 106V 106W 106X 106Y 106Z

0000 COPY START O  
 0000 FIRST STL<sup>14</sup> RETADR  
 +3 0003 ASSEMBLER DIRECTIVE LDB<sup>-68</sup> #LENGTH  
 +3 0006 CLOOP M ✓ FJSUB RDREC LENGTH  
 +3 000A M LDA LENGTH  
 +3 000D COMP<sup>28</sup> #0  
 +3 0010 JEQ<sup>-30</sup> ENDFIL  
 +3 0013 M ✓ FJSUB WRREC  
 +3 0017 J-3C CLOOP  
 +3 001A ENDFIL LDA EOF  
 +3 001D STA<sup>OC</sup> BUFFER  
 +3 0020 LDA #3  
 +3 0023 STA LENGTH  
 +3 0026 M ✓ FJSUB WRREC  
 +3 002A J @RETADR  
 +3 002D EOF BYTE C 'EOF' 454FUG  
 +3 0030 RETADR RESW 1 Constant value  
 +3 00303 LENGTH RESW 1  
 +3 0036 BUFFER RESB 9096  
 +1000 : SUBroutine to read record into Buffer

1036 RDRFC	CLEAR, F2 X	B410
+2 1038	CLEAR A	B400
+2 103A	CLEAR S	B440
+2 103C	No need to modify TLDT #4096	75701000
+4 1040	RLOOP TD-E0 INPUT	E[00110010]019 E32019
+3 1043	JEQ <sup>-30</sup> RLOOP	3[00110010]FFA
+3 1046	RD-P8 INPUT	D[10110010]013 332FFA
+3 1049	F2 COMPR A, S	A004 DB2013
+2 104B	JEQ <sup>-30</sup> EXIT	3[00110010]008 = 332008
+3 104E	STCH BUFFER, X	57C003
+3 1051	TIXR-B8 T	B850
+2 1053	JLT-38 RLOOP	3[01110010]FEA = 3B2FFA
+3 1056 EXIT	STX-10 LENGTH	1[00110100]000 = 134000
+3 1059	RSUB-4C	4[1110000]000 = 4F0000

+3 105 C INPUT BYTE X'F1'

+1 (BYTE=1 : SUBroutine to write record from buffer

+2 105D	WRRREC	CLEAR X	B410.
+2 105F		LDT 74 Length	3[01110100]000 = 774000
+3 1062	WLOOP	TD.40 = X'05' OUTPUT E[00110010]011 = E32011	
+3 1065		JEQ 30 WLoop	3[00110010]FFA = 332FFA
+3 1068		LDCH 10 BUFFEX,X	5[00111100]003 = 53C003
+3 106B		WD_DC = X'05' OUTPUT D[11110010]008 = DF2008	
+3 106F		TIXR T	<u>B850</u>
+2 1070		JLT 38 WLOOP	3[10110010]FFF = 3B2FFF
+3 1073		RSUB .4C	4F0000
		END FIRST	
1076.	OUTPUT	= X'05' BYTE X'05'	05
		END FIRST	

Format 2:

OPCODE	R1	R2
8	4	4

Example: CLEAR X, → B410

↓ ↓ ↓  
B4 1 0

CLEAR A → B400

COMPR A,S → B404  
AO

Format 4 :- 32 bit

OPCODE	m	i	x	b	p	e	Address
G	1	1	1	1	1	1	AO
= 0							
= 1							

CLOOP +JSUB RDREC

↓ ↓

48 1036

0100 10 11 0001 0.000 0001 0000 0011 0110

4 B 1 0 3 6

+JSUB      WRRES

$\downarrow$              $\downarrow$

48            105D

0100 10 11 0 0 0 1    0000 0001 0 000 0101 1101  
 $\frac{4}{}$       B      1      0      1      0      5      D

+LDT    #4096

$\downarrow$

74

01 000 hexa decimal

0111 01 0 1 0 0 0 1    0000 0001 0000 0000 0000  
 $\frac{7}{}$       5      1      0      1      0      0      0

Format 3:

(opcode nibble) | Displacement

6    1 1 1 1 1 1 12

Reference

PC    B  
 $\downarrow$      $\downarrow$

$$EA/TA = (PC) + disp$$

$$disp = EA - (PC)$$

PC-relative

b=0, p=1    b=1, p=0

STL RETADR  
 $\downarrow$

TA = RETADR address = 0030

PC = next instruction address = 0003

$$\begin{array}{r} 0030 \\ - 0003 \\ \hline 002D \end{array}$$

0001 01 1 1 0 0 1 0 0000 0010 1101  
 $\frac{1}{}$        $\frac{n}{7}$        $\frac{i}{2}$        $\frac{b}{2}$        $\frac{p}{2}$       e      —      —

n, i = 0, 1 → Simple  
 0 1 → immediate  
 1 0 → indirect

i → indexed  
 e → format

i → indexed form

b, p → base & PC

b=0, p=1 → PC


b=1, p=0 → base

23/2/22

→ Relative addressing

- Address - 12 bits

- 20-bit Displacement



→ Case 1: Is the instruction → to F4.  
or whether transformed

(+) JSUB

← STL RETADR

→ Case 2:

Tries to first use

→ PC relative addressing

$$\text{Disp} = \text{TA} / \text{EA} - (\text{PC})$$

12 bit field.

→ Case 3: → Base Relative

$\left\{ \begin{array}{l} \rightarrow \text{BASE} \\ \downarrow \end{array} \right. \xrightarrow{\text{C(B)}} \text{x}$

$$\text{Disp} = \text{TA} - (\text{B})$$

12 bits

↓  
Pc/B

Error. relative if not possible,  
assembler throws an error  
not take F4.

(Disp) → > 12 bits

Ex:

STCH BUFFER, X

↓  
54

↓  
0036.

PC → 1051

PC relative:

$$\begin{aligned} \text{Displacement} &= \text{TA} - \text{PC} \\ &= 0036 - 1051 \end{aligned}$$

PC relative addressing is  
not possible

$$\begin{array}{r} 1051 \\ - 0036 \\ \hline 1015 \end{array}$$

$$\begin{array}{r} 1015 \\ - 101B \\ \hline EFE4 \end{array}$$

$$\begin{array}{r} EFE4 \\ + 1 \\ \hline 0FEE5 \end{array}$$

15-11  
= 4

16's complement

length > 12

so pc not possible


## Base relative:

$$\text{Disp} = \text{TA} - (\text{B})$$

$$\text{Disp} = \begin{array}{r} 0036 \\ - 0033 \\ \hline 0003 \end{array}$$

LDB  $\# \text{LENGTH}$ .

if normal LENGTH → calculate displacement  
then value of  
(length is taken).  
 $(\text{B}) \leftarrow 0033$



$$\text{TA} = (\text{B}) + \text{Displacement} + (\text{x})$$


$$\begin{array}{r} 0033 \\ 0003 \\ \hline 0036 \\ + (\text{x}) \end{array}$$

"object code"  
In SIC, address fields changes  
wrt starting address, No scope  
of program relocation.

24/2/22

## Program Realocation

000A LDA LENGTH 032026.



Program is relocatable anywhere.

not like SIC.

→ But there is an issue in this,  
issue with Format 4.


CLOOP + JSUB

RDREC

1036 → wrt 0 as  
starting address.

If it changes, then object code  
will also change.

like  
SIC




Some kind of modifications for address field of format 4.

↳ (during loading only we can do)  
 ↓  
 Modification record.      Means through  
 object program

COL 1 : M

COL 2-7 : starting location of the address field to be modified  
 ↳ relative to beginning of the program

COL 8-9 : Length of the address field to be modified in half bytes.  
 ↳ 20 bits : 5 half bytes      [Not possible to write in bytes]  
 Size of address field of F4.



So it is taken as starting location of address field to be modified.  
 ↳ it covers some portion of address field.

② 0013 TJSUB WRREC 4B10105D → M00001305

### Object program :

H COPY  $\wedge 000000 \wedge 001077$   
MAX 60 Cols 58 fill 3x5=15 1x4=4 (19)  
 $\wedge 000000 \wedge 17202D \wedge 69202D \wedge 4B101036 \wedge 03026 \wedge 290000 \wedge$   
 $332007 \wedge 4B10105D \wedge 3F2FEC \wedge 032010$   
T  $\wedge 000001D \wedge 13 \wedge 0F2016 \wedge 010003 \wedge 0F200D \wedge 4B10105D \wedge 3E2008 \wedge$   
 $454F46 \wedge 3$   
T  $\wedge 001036 \wedge 1D \wedge B410 \wedge B400 \wedge B440 \wedge 75701000 \wedge E32019 \wedge 332FFA \wedge$   
DB2013  $\wedge A0043 \wedge 332008 \wedge 57C003 \wedge B850$   
T  $\wedge 001053 \wedge 1D \wedge 3B2FEA \wedge 134000 \wedge 4F0000 \wedge F1 \wedge B410 \wedge 774000 \wedge$   
E32011  $\wedge 332FFA \wedge 53C003 \wedge 0F2008 \wedge B850$   
58 cols  
14 cols  
M  $\wedge 000003 \wedge 05$   
M  $\wedge 000014 \wedge 05$   
M  $\wedge 000027 \wedge 05$   
E  $\wedge 000000$

16(29) 1-13  
9x3=21 :29 : (ID)  
9x4=36 :36 : 3  
3x5=15 :15 : 3  
3x5=15 :15 : 3  
1x4=4 :4 : 3  
3x5=15 :15 : 3  
1x4=4 :4 : 3  
3x5=15 :15 : 3  
1x4=4 :4 : 3

→ This program itself is not machine independent

25/2/22

### Purpose of program Relocation -

To support loading multiple programs at a time.

Machine Independent Assembler feature → These extra features make the program machine independent.

BUFFEND EQU  
MAXLEN EQU

BUFFEND-BUFFER

= X'05'

## ① LITERAL

- Constant-use
- Fixed value.

Pseudocode EQU  
is evaluated during  
first pass.

001A ENDFIL LDA EOF }  
:  
002D EOF BYTE c'EOF'

Adding constants  
as literal will avoid  
seperately making  
a label.

001A ENDFIL LDA (c'EOF') }  
:  
002D EOF \* =c'EOF'

placed in  
literal pool

How to process the literals?

- We had already used placing constant values directly

#0 → immediate.  
#3 → addressing

LITTAB: Hash table

Literal Name      Operand Value      length

LTORG: Directive.

literal → convenient way every literal is considered  
value as symbol only.

Pass 1

- whenever literal is encountered, (c'EOF')  
it is pushed onto LITTAB.

- Whenever LTORG is encountered  
then it is End of program.

Scan the LITTAB.

↳ for each entry in LITTAB, assign the address.  
as well as increment the location counter  
accordingly.

## Pass 2

when the object code for an instruction is generated.

TD = x'05'

:

WD = x'05' → duplicate literal.  
but it can't enter multiple times.

## ② symbol Defining statements

1036 BUFEND EQU

1000 MAXLEN EQU

BUFEND-BUFFER → Expression

these are two ways of creating a symbol, not addresses.

Values ①-Symbol (or label) given to an instruction [CLOOP, --]  
assigned ② Data to them from

the Creating symbol using Assemble directive called EQU

expressions stands for Equate.

SYMBOL EQU VALUE

MAXLEN = outcome of expression BUFEND-BUFFER.

### Usage of symbol defining statement

A EQU 0

X EQU 1

:

INPEx EQU RI

→ RI become index register

## ③ Expressions

- literals, operands

- +, \*, / Evaluate

special expression (not multiplication)

- Present value of location counter.

reduce no. of variables & labels.

LOCCTR — Location  
counter

2/3/22

## Machine Independent Assembler Features

- Literals
- Symbol defining symbols statements
- Expression

### ④ Program blocks.

- Entire program is considered as single entity.  
*or*  
treated.
  - Instructions and data → different order.  
order is diff from how they appear in source
  - Rearranged.  
↳ object program
- Program.  
Memory loaded  
version of the  
program.
- Assemble Directive : USE
- 3 program blocks.  
① unnamed block. : Executable instructions

USE

### ② CDATA

- All data areas of that are correspond  
to a few words  
or less in length  
data

### ③ CBLKS

- Data areas consisting of larger blocks of memory.

## Pass 2

when the object code for an instruction is generated.

TD = x'05'

:

WD = x'05' → duplicate literal.  
but it can't enter multiple times.

## ② symbol Defining statements

1036 BUFEND EQU

1000 MAXLEN EQU BUFEND-BUFFER

these are two ways of creating a symbol, not addresses.

present value of locations counter

(#)

Expression

it is another feature

values ① - Symbol (or label) given to an instruction [CLOOP, ...]

assigned ② Data.

to them from

the Creating symbol using Assemble directive called EQU

expressions

stands for Equate.

SYMBOL EQU . VALUE

MAXLEN = outcome of expression BUFEND-BUFFER.

Usage of symbol  
defining statement

A EQU 0

X EQU 1

:

INDEX EQU RI

RI become index register

## ③ Expressions

- literals, operands

- +, \*, / Evaluate

special expression (not multiplication)

- Present value of locations counter.

reduce no. of variables & labels.