

⇒ Lecture Notes Contd. (dated :- 19-1-22)

⇒ System Software

- User convenience (UC)
- Efficient use (EU)
- Non-interference (NI)

⇒ Answer to which System is better depends on many factors

(1) Program development & production environment

- you are developing a SW & you have developed the sw.
- you are trying to fix its errors
- you're using it in diff. scenarios without modification

• Compiler

- Translates

HLL → ML

Ready for execution

- Analyses each statement in HLL & accordingly generates ML code

- Phase 1: program is compiled
Phase 2: ML instructions are generated

Code generation

- Loop: Analyses statement inside loop only once

Interpreter

- does not generate ML program
- Analyses the program P & directly carries out the desired computation.

- Keeps track of sequence of 'P'

- Loop:- analyses the statement everytime

↳ larger overhead ⇒ less efficient

- During program development → better to use interpreter than in production environment

⇒ Debugger ⇒ system software program.

• Stepwise

★ Hehe

• Interactive debugging ⇒ you can set (break points) in your program.

(2) Making software portable

⇒ Portable :- for every computing environment, instead of making it again & again, portability is desirable.

⇒ If program makes use of special features provided by OS or computer ⇒ difficult to make it portable.

⇒ Nowadays, HLLs are almost free of OS.

⇒ Virtual machine concept

- Convenient
- VM ⇒ Abstract Computer that has all the desired features of a computer.

Software S

Virtual machine layer
(for Ci)

Computer Ci

Computer Cr

- Software S now sees it as Ci only.
- Software layer as shown ⇒ Portability using VM but causes overhead

- Pascal programming :- 1970s ⇒ for systematic programming
- VM was designed for Pascal specifically.
- Pascal compiler ⇒ generates code for Pascal VM

P-code

- Java programming :- JVM ⇒ Compiled = Java byte code

Portable, that's why Java is so popular.

(3) Realizing benefits of the internet

- Programs located on remote computers & integrate the result

- Download any unknown program but in doing so
→ danger of interference.
- Web server → dynamic data

(4)

Treating programs as components⇒ To provide the facility of reuse.

- No one does programming from scratch → e.g. deep learning taking code from GitHub.
- Provided by scripting languages. → Unix shell script
- e.g.: Task: Counting unique names in file 'Alpha'
 $\text{cat Alpha | sort | uniq | wc -l}$

command

for displaying contents of a file

word

count

→ PERL

→ PYTHON

→ TCL/TK

→ Visual Basic

- Class file (OOP class)

(5)

Embedded system environment

⇒ Modern Computers

⇒ Important requirement in embedded system ⇒ should have quick response

↳ real-time requirement.

⇒ Application ⇒ using cross-compiler


↓ special compiler that runs on computer rich in resources.

aka cross platform software development

(6) Dynamic specification, flexibility & adaptive software
 difficult to handle as
 it requires special handling

⇒ Lecture Notes Contd. (Dated :- 20-1-22)

⇒ Views of System software



⇒ Computer Hardware

User centric view

⇒ Computational needs

- HLL, Assembly language and ^{hardware} _{Compiler}
- Assembler
- Loader, Linkers


Debugger

Interpreter

⇒ System centric view

- Efficient usage of computer system
- Effective utilization
- Timing for user convenience
- Also ensures non-interference.

PTO ⇒




- ⇒ Layered view → helps in abstracting more & more inner details (HW) ↳ outer layer may not know what is in the innermost layer
- ⇒ Moving away from hard aspects of computing system towards soft aspects
- ⇒ Initially :- person → familiar with hardware aspect of a computer.

• 0110 011100 010110 ⇒ ML
 Operation Operand 1 Operand 2
 Code Data
 (Opcode) ↓
 lesser details?

• next level
 ↓
 opcode ADD A B
 ML code SUB operand 1 operand 2
 to MUL C D } aka
 mnemonic E F } mnemonic code
 code ↓ ↓

• highest level :- $C = A + B$; $X = Y + Z - P$;
 so we're going to see assembly language code in this course.
Statement



H/W

+ Translators

+ Library programs

+ Utility programs
I/O

⇒ SW

System


Application

OS

Translators

Assembler Compiler Interpreter

C C++ Fortran

⇒ Source program → Translation Assembler/Compiler → Object program
e.g.: matmul.c with macros expanded matmul.o

⇒ Lecture Notes Contd. (Dated :- 21-1-22)

⇒ CS251 ⇒ things to be covered :-

- Assemblers

- Loaders

- Linkers

- Macroprocessor

- Utility programs

⇒ Assembly language ⇒ mnemonic codes

⇒ Assembly language → mnemonic codes

Source program

Assembler

ADD A, B

SUB C, D

Machine language

Compiler

Object program

Loader, Linkers

⇒ System program ← Application program
 ↓ lesser dependence on
 depend on machine hardware aspects
 architecture

we need to choose some suitable architecture

↓
hypothetical machines

RISC

SIC: simplified
instructional
computer

CISC

SIC/XE: Extra
Equipment

- Aspects we'll be focusing on for these:-

- Memory
- Registers
- Data formats
- Addressing modes
- Instruction set
- I/O

⇒ Hexadecimal representation

- base -16 system
- positional numeral system

- 16 distinct symbols

0 1 2 3 4 5 6 7 8 9 A B C D E F

- Here we adopt human-friendly representation of binary coded decimal.

0000 0000 4-bits
 0 ↳ nibble
1111 1111 1-hexadecimal
 digit

15
0001 0101

⇒ SIC

⇒ Memory

- 8-bit bytes
- Word \Rightarrow 3-consecutive bytes
 \hookrightarrow 24-bit
- Byte addressable
- Address of a word is given by lowest numbered byte
- Total of 32768 bytes \Rightarrow really small memory.

15
 ↳ 2

\hookrightarrow 15-bit addressed

⇒ Registers

- 24-bit length
- 5 registers
- each register has a mnemonic symbol.

• Registers :-

MnemonicNumber

A

0

Accumulator

D

1

Arithmetic operations

X

2

Index register

L

3

To manage sequence of memory → array

J

4

Linkage register
Jump to subroutine (JSUB)

R

5

XXX0

XXX1

XXX2

XXX3

S

6

XXX4 JSUB SUM

XXX5

T

7

SUM : SUM

PC

8

XX1A END

SW

9

Program counter

Status Word

contain CC

Condition code

e.g.: - CMP P, Q

JLT

1	0	0	0	1
LT	EQ	GT	Z	N

↳ If P < Q

⇒ Data formats

Integers only supported


- 24-bits
- 2's Complement

ASCII codes

- 8-bit

⇒ Instruction formats

- 24-bit length



⇒ Addressing modes

- 2 addressing modes

- X-flag shows which addressing mode is being used

Target address
↓
TA = address

① Direct

$X = 0$

TA = address

② Indexed


$X = 1$

TA = Address + (X)

e.g.: ① LDA TEN


TEN

Load from address, symbol TEN



② LDA TEN, X

Indexed.




$$EA = 1000 + (X)$$

⇒ Lecture Notes Contd. (Dated - 25-1-22)

⇒ System software depends on machine architecture

⇒ ③ STCH BUFFER, X ⇒ Indicates there's a need for indexed addressing ⇒ directive or info passed onto assembler from programmer to use indexed addressing.

this
is a
mnemonic
instruction



0101	0100	1	001	0000	0000	0000
<u> </u>						
5	4		9	0	0	0

Using indexed addressing = X address of buffer = 1000

0101	0100	1001	0000	0000	0000	0000
<u> </u>						
5	4	9	0	0	0	0

decoder sees nibble - by - nibble \Rightarrow & sees 549000

\Rightarrow	5	4	9	0	0	0
	<u> </u>					
	STCH			Address		

→ Indexed

STCH = Store the character \Rightarrow available in accumulator

EA = 1000 + [X]

If the X flag is not set :-

0101	0100	0	001	0000	0000	0000
X		X				

(X) will not be added \Rightarrow it will be written again
 & again at 1000 only, since there's no offset

\Rightarrow Instruction set

- (Integer) arithmetic instructions

- ADD

- SUB

- MUL

- DIV

ADD ALPHA

accumulator already has this

ALPHA

- $\text{DELTA} = \text{ALPHA} + \text{BETA}$

You would think \Rightarrow ADD DELTA, ALPHA, BETA \Rightarrow this is a complex instruction \Rightarrow not supported by SIC

Solution

- Load & Store

- LDA, STA \Rightarrow Load & store accumulator
- LD_X, ST_X \Rightarrow Load & store index
- LD_{CH}, ST_{CH}

→ $\left\{ \begin{array}{l} \text{LDA BETA} \Rightarrow \text{Beta's value comes to accumulator} \\ \text{LD ADD ALPHA} \Rightarrow \text{BETA} \leftarrow \text{ALPHA} + \text{BETA} \\ \qquad \qquad \qquad \downarrow \text{in accumulator} \end{array} \right.$

STA DELTA \Rightarrow Content of accumulator goes to DELTA

- Comparison instruction

- Accumulator will be one operand & operand in instruction is 2nd operand.

- CMP ALPHA \Rightarrow if (ALPHA > A)

A

- Result will be stored in condition codes CC

EQ	LT	GT	...
----	----	----	-----

- Conditional jump instructions

branch

- JLT, JGT, JEQ

- J \Rightarrow no condition.

while \Rightarrow unconditional jump
do while \Rightarrow conditional jump

- Subroutine

JSUB \rightarrow Jump to subroutine

RSUB \Rightarrow Return from subroutine

• Input & Output

- will be done when the device is ready
- it's going to poll continuously
 - TD \Rightarrow test device
 - WD/RD \Rightarrow write to device / read from device
- e.g.: - DEV1 = device's code
 - \Rightarrow Read TD DEV1
 - JEQ Read \Rightarrow if device is not ready, jump back to read
 - \swarrow RD DEV1
 - goes to accumulator

Write TD DEV2

JEQ WRITE

WD DEV2

⇒ SIC/XE - Machine Architecture

⇒ Memory

- 24 bit word
- 2^{20} bytes \Rightarrow 1 MB

⇒ Registers

A	0
X	1
L	2
PC	8
SW	9

+ 4 more registers

Relative

B	3	Base register? Addressing General working register can be used by program Floating point accumulator
S	4	
I	5	
F	6	
[48 bit]		

⇒ Data formats

① Integers ⇒ 24-bit

② Character

③ Floating point

excess K notation

1	11	36
S Exponent fraction		

⇒ 48-bit rep

⇒ Instruction formats

- 4 types of instructions formats

⇒ Lecture Notes Contd. (Dated :- 27-1-22)

⇒ Instruction formats

- Different formats ⇒ cuz its close to CISC.
- Supports relative addressing.
- 4 formats :-

① Format - 1

- length = 1 byte

- consists of only 8-bit OPCODE

OPCODE

- eg :- ① FIX ⇒ load accumulator with contents of

F ⇒ $(A) \leftarrow (F)$

integer floating point
accumulator accumulator

floating point no

converted to nearest integer


- eg ② - FLOAT ⇒ $(F) \leftarrow (A)$

- eg ③ :- HIO

built the I/O
lines

(2) Format - 2

- Length = 2 bytes = 16 bits




- eg :- COMPR A,S \Rightarrow COM- CMP was unary
 A 0 0 4
 (with a carry bit)
 opcode of
 comp \Rightarrow A 0 0 4

- Register based instructions

V. imp


(3) Format - 3

- Length = 3 bytes = 24 bits



(4) Format - 4

- Length = 4 bytes = 32 bits



Format 3

Format 4 \Rightarrow indicates

next 20 bits are address

of the operand

 \Rightarrow Addressing modes

- Relative addressing \Rightarrow used in format - 3 instruction used in file explorer on our PC.


① Base relative addressing

↳ Table

Type	Indication	Target address
① Base Relative	$b=1, p=0$	$TA = [B] + \text{Disp} \Rightarrow 0 \leq \text{disp} \leq 12$ ↳ $0 \leq \text{disp} \leq 4095$
② Program Counter (PC) Relative	$b=0, p=1$	$TA = [PC] + \text{disp}$ $= -2048 \leq \text{disp} \leq 2047$
Neither base relative nor PC relative	$b=0, p=0$ or $b=1, p=1$	

- If for base relative addressing :-

STX LENGTH



- $[B] \Leftarrow 0033$

base register

- $x=0 \Rightarrow$ direct addressing

$e=0 \Rightarrow$ format - 3

$n=1, i=1 \Rightarrow$ simple addressing


$b=1, p=0 \Rightarrow$ base relative addressing.

$$TA = [B] + \text{Disp} = 0033 + 0000 \\ = 0033$$

Command stores contents of
instruction at 0033

- eg for PC relative \Rightarrow 90% of addressing in 8086

STL RETADR



- $x=0 \Rightarrow$ direct addressing
- $e=0 \Rightarrow$ format - 3
- $n=1, i=1 \Rightarrow$ simple addressing
- $b=0, p=1 \Rightarrow$ PC relative addressing

- $[TA] = [PC] + Disp$

- $[PC] \Leftarrow 0003$

$$\begin{array}{r} \text{Disp: } 02D \\ + 002D \\ \hline 0030 \end{array} \Rightarrow TA$$

- When does -ve disp comes?


LOOP TD 05

JEQ LOOP \rightarrow going/jumping backward

\hookrightarrow -ve displacement

eg for others \Rightarrow

eg:- (1) LDA LENGTH



not relative addressing

\Rightarrow address is directly given

contents @

in disp field

$\Rightarrow 0033 \Rightarrow$ directly loaded onto accumulator

(2)

STCH BUFFER, X

0	1	0	1	1	1	1	0	0	0000	0000	0011
---	---	---	---	---	---	---	---	---	------	------	------

↓

 $X=1$

#

indexed
addressing $- b=1, p=0 \Rightarrow$ base relative add.

Disp = 003

- [B] \Leftrightarrow 0033[X] \Rightarrow 0

$$\begin{array}{rcl} TA = Disp + [B] + [X] & = & 0033 \\ & & + 0003 \\ & & 0 \end{array}$$

character stored \in [0036]

in accumulator is stored in loc 0036.



∴ Indexing & relative addressing can occur together

⇒

LDA

LENGTH

Assembly
language

Assembly

0	0	0	0	0	1	1	0	0	0	0	0011
---	---	---	---	---	---	---	---	---	---	---	------

↳ machine language

⇒

On this course, we're concerned about the stuff above the other way round :-

Disp = TA - [PC]

Disp = TA - [B]

⇒ Lecture Notes Contd. (Dated :- 28-1-22)

⇒ n & i flags

① $[i=1, n=0] \Rightarrow$ Immediate addressing

- Operand is directly given in instruction itself.

• eg :- LDA $\#9$

$0000\ 0000$ ↳ indication of immediate add.
ignored ↓

$0000\ 00\ 0\ 1\ 0\ 0\ 0\ 0\ 0000\ 0000\ 1001$

- When this is decoded \Rightarrow decoder notices $n=0, i=1$
↳ $A \leftarrow 9$

② $[n=1, i=0] \Rightarrow$ Indirect addressing

- eg :- J @RETADR

↳ indication of indirect addressing
implying $n=1, i=0$

- opcode of J = 3C $\Rightarrow 0011\ 11\ 00$ ignored?

Yes

$\Rightarrow 0011\ 11\ 1\ 0\ 0\ 0\ 1\ 0$

assuming PC relative

- assuming $[PC] = 002D$

$$\text{RETADR} = \cancel{0003}\ 0030$$

A 10

$$\rightarrow \text{disp} = 0030 \Rightarrow 002D$$

B 11

$$- 002D \Rightarrow FFD2$$

C 12

$$(X) \Rightarrow 0030$$

D 13

$$+ FFD2$$

E 14

$$0002$$

F 15

$$0030$$

$$002D$$

$$0003$$

$\Rightarrow 0011\ 11\ 10\ 00\ 0\ 10\ 0000\ 0000\ 0011$

\Rightarrow effective address \rightarrow place where address to jump is stored

$\Rightarrow 0030\ 0033$

0033

\Rightarrow ACTUAL address to go to

\hookrightarrow indirect ^{reg} add.

- (3) $n=0, i=0 \Rightarrow$ Simple addressing \Rightarrow target address
- $n=1, i=1$ is taken as the location of the operand.

- $n=0, i=1 \Rightarrow$ Immediate } indexing cannot be
- $n=1, i=0 \Rightarrow$ Indirect } used

- $b=0, p=0 \Rightarrow$ direct addressing

\hookrightarrow no relative addressing.

F_3

F_4

possible
when operand address
fits in 12-bits

\Rightarrow no need of relative addressing.

\Rightarrow operand address fits in
20 bits.

displacement \Rightarrow taken
as operand address

TA

$b=1, p=0 \Rightarrow$ base relative

$b=0, p=1 \Rightarrow$ PC relative

\Rightarrow Fig. 1-1 illustration from the textbook

①

$032600 \Rightarrow 0000\ 0011\ 0010\ 0010\ 0000\ 0000$

\hookrightarrow LDA

simple
addressing

\hookrightarrow PC relative

500

3000

$$\Rightarrow TA = [PC] + Disp$$

$$\Rightarrow \begin{array}{r} 3 \\ 003000 \\ 000600 \\ \hline 003600 \end{array}$$

$\Rightarrow 103000$ gets loaded onto accumulator.

$\Rightarrow A \leftarrow 103000 //$

$$[B] = 006000$$

$$[PC] = 603000$$

$$[X] = 000090$$

H.W

(2)

03 C300

(3)

02 2030

(A) (2)

03 C300

0000 0011 1100 0011 0000 0000
 LDA \downarrow $\overbrace{\text{hi } \times b \text{ pe}}$ $\overbrace{\text{disp}} = 300$

$$TA = 006000 + 003000 + 000300$$

$$TA = B + PC + X$$

$$= 006390$$

$$\downarrow$$

000000	000000	000000
000000	000000	000000

has 00C303

$$\cancel{003000}$$

$$\cancel{000390}$$

$$000300$$

$$\Rightarrow A \leftarrow 00C303$$

(3)

02 2030

0000 0010 0010 0000 0011 0000
 LDA \downarrow $\overbrace{\text{hi } \times b \text{ pe}}$ $\overbrace{0 \quad 3 \quad 0}$

$[PC]$ register $TA \cdot \text{disp.}$
 relative.

$$\Rightarrow TA = [PC] + \text{disp}$$

$$= 003000$$

$$00000000 \rightarrow \text{WOT}$$

☰ Lecture Notes Contd. (Dated :- 1-2-22)

(2) 03C300

(A) 0000 0011 1100 0011 0000 0000
 LDA ni x b pe disp = 300
 Base relative.

$$\Rightarrow TA = [B] + 300 + [X]$$

$$= 006000$$

$$+ 000300$$

$$6300$$

$$+ 90$$

$$6390$$

$$\Rightarrow EA \leftarrow 00C303 //$$

(3) 022030

(A) 0000 0010 0010 0000 0011 0000
 LDA ni x b pe 0 3 0.
 Indirect PC relative.

$\Rightarrow TA = \text{Address stored at}$

$$[PC] + 030$$

$$= 003000$$

$$000030$$

003030 \Rightarrow Address at
3030

3600 \Rightarrow Val = 103000

$$\Rightarrow A \leftarrow 103000 //$$

(4) 010030

(A) 0000 0001 0000 0000 0011 0000,
 LDA ni x b pe 0 3 0.

Immediate
Addressing

$$\Rightarrow A \leftarrow 30 //$$

(5)

003600

(A)

0000	0000	0011	0110	0000	0000
_{n1}	_b	_{pe}		₆	₀
LDA				0	0

PC relative

$$PC = 3000$$

$$Disp = 600$$

$$\Rightarrow A \leftarrow 3600$$

(6)

0310C303 \Rightarrow Straightforward

0000 0011 0001 0000 1100 0011 0000 0011

 \Rightarrow

LDA LENGTH

032026 \Rightarrow In our assembler discussion,
 we're finding out how to generate this

 \Rightarrow Instruction set

- LDB, LDT, LDS, STB
- FP \Rightarrow arithmetic
- Register to register operations
 e.g. ADDR, SUBR, MULR, DIVR




ADDR r1, r2

$$r2 \leftarrow r1 + r2$$

 \Rightarrow Input Output \Rightarrow Same as SIC \Rightarrow Programming examples \Rightarrow SIC \Rightarrow Data Movement

- One memory location to another
- Directly ain't possible

Movement
happens
by 1 word



LDA FIVE] no MOV instruction
 STA ALPHA] directly, you have
 ! ! ! ! ! to use accumulator

FIVE WORD 5 Word constant
ALPHA RESW 1 Reserved word
 Symbolic labels Is reserved for a word.

Movement unit = 1 byte \Rightarrow similar approach

LDCH CHARZ
 STCH C1

CHARZ BYTE C 'z' \Rightarrow Byte constant
 C1 RESB 1 \Rightarrow Reserved byte

\Rightarrow Programming examples \Rightarrow SIC/XC

Additional addressing modes.

LDA # 5 \Rightarrow Immediate addressing
 STA ALPHA directly send value
 LDA # 90 of constant
 STCH C1
 ALPHA RESW 1
 C1 RESW 1

- ⇒ Indexing & Loop management
 - ⇒ Array
 - ⇒ I/O
- Agenda
for next class.

Lecture Notes Contd. (Dated : - 4-2-22)

⇒ Labels ⇒ 1st column

Directives ⇒ 2nd column

Operands ⇒ 3rd column

⇒ ADD R S, A is faster than ADD INCR

you!

↳ operand fetch from memory ⇒ slower.

⇒ again SUB #1 is faster than SUB ONE

↳ immediate addressing ↳ operand fetch

Looping, indexing

⇒ SIC :- program to copy a 11 byte string to another string

LDX ZERO ⇒ Load index reg with const labelled zero

MOVECH LDCH STR1, X ⇒ Load STR1[X]

STCH STR2, X ⇒ Indicates indexed addressing

TIX ELEVEN ⇒ Increment X . ⇒ add 1 to X & compare result to 11

J LT MOVECH ⇒ Load STR1[X+1] ↳ result of comparison will be stored in condition code

STR1 BYTE STR1 C 'TEST STRING'

STR2 RESB

11

ZERO WORD 0

ELEVEN WORD 11

⇒ SIC/XE

LDT #11

LDX #0

MOVECH LDCH STR1, X

STCH STR2, X

TIXR T → TIX is also same except we're
making use of register

JLT MOVECH

!

STR1 BYTE C 'TEST STRING'

STR2 RESB 11

⇒

ALPHA[100] BETA[100] GAMMA[100]

GAMMA[i] = ALPHA[i] + BETA[i]

①

SIC ..

LDA # ZERO

STA INDEX

ADDLP LDX INDEX

LDA ALPHA, X

ADD BETA, X

STA GAMMA, X

ALPHA
is a word
array → 3 bytes }
| }
| }

Not done by TIX LDA INDEX

ADD THREE ← +3 ⇒ since memory is byte-addressable

inc increments only STA INDEX

by 1 COMP

K300 ⇒ After 100 words, it should be 300

already composed

JLT ADDLP

INDEX RESW 1

ALPHA RESW 100

BETA RESW 100

GAMMA RESW 100

ZERO WORD 0

K300 WORD 300

THREE WORD 3

① SIC | XE

LDS # 3
 LDT # 300
 LD X # 0
 ADD LP LD X ALPHA, X
 ADD BETA, X
 STA GAMMA, X
 ADDR S, X
 COMPR X, T
 JLT ADDLP
 :

ALPHA RESW 100
 BETA RESW 100
 GAMMA RESW 100

⇒ I/O

INLOOP TD INDEV

JEQ INLOOP
 RD INDEV ⇒ Read one byte into A
 STCH DATA

TD OUTDEV

JEQ OUTLP

LDCH DATA

WD OUTDEV

INDEV BYTE X'F1'

OUTDEV BYTE X'05'

DATA RESB 1

P.T.O ⇒

- ⇒ • Reading a 100-byte record & store it in memory
 • How return from subroutine is managed

JSUB RFAD ⇒ jump to subroutine

READ	LDX	ZERO	
RLOOP	TD	INDEV	
	JEQ	RLOOP	
	RD	IN DEV	⇒ Subroutine
	STCH	RECORD,X	
	TIX	K100	
	JLT	RLOOP	
	RSUB	= goes back to previous call. = managed w/	
INDEV	BYTE	X'F1'	linkage register
RECORD	RESB	100	here

HW Corresponding SIC/XE program

Q) $\text{ALPHA} = \text{BETA} * \text{GAMMA}$. ⇒ SIC Program

LDA	BETA	
STA	BETA	
MUL	GAMMA	
STA	ALPHA	
B	:	
BETA	RFSW	1
GAMMA	RESW	1
ALPHA	RESW	1

Q) SIC/XE $\text{ALPHA} = 4 * \text{BETA} - 9$

LDA BETA

MUL ~~BET~~ #4

SUB #9

STA ALPHA

BETA	RESW	1
ALPHA	RESW	1

SIC :-

LDA BETA
 MUL FOUR
 SUB NINE
 STA ALPHA.

Q) SIC program to SWAP @ ALPHA & BETA.

(A) temp = A

A = B

B = temp

LDA STA

LDA ALPHA

STA TEMP

LDA BETA

Haha!

STA B ALPHA

LDA TEMP

STA B

Q) a) SIC program to find sum of elements of an array ALPHA that has 10 words.

(A) LDA SUM ZERO.

STALDX ZERO

LDA ZERO

STA ZERO.

ADDLP

LDX

ADDLP ADD ALPHA,X

STA SUM.

LDA ZEROSUM

STA INDEX

ADD LPX INDEX

LDA ALPHA,X

ADD

LPX

TIX

INDEX

LDA SUM ZERO

STA INDEX

LDA ZERO

STA SUM

ADD LPX INDEX

LDA ALPHA,X

ADD INDEX

ADD THREE

STA COMP TLT

INDEX KARMA SIZE ADDLP

in SIC/XE
write \Rightarrow R-W

PRACTICE!!

b) LDS #3

LDT #30

LDX #0

ADDLP LDX ALPHA,X


$\Rightarrow \text{GAMMA} = \text{ALPHA} * \text{BETA} \Rightarrow$ without MUL \Rightarrow repeated addition.

$\Rightarrow \text{AL} \xrightarrow{\text{ASSEMBLER}} \text{ML}$


Source program $\xrightarrow{\text{SIC, SIC/XE}}$ Object program


\Rightarrow Lecture Notes Contd. (Dated - 7-2-22)

\Rightarrow Appendix A from TB \Rightarrow no need to memorise.

Machine Architecture - SP

\Rightarrow Aura first system program \Rightarrow assembler translator






⇒ Lecture Notes Contd. (Dated :- 9-2-22)

⇒ Assembler

• SIC



⇒ Fig 2.1 from textbook :- Comprises of :-
Instructions

- ~~Assembler~~ directives ⇒ don't have a corresponding object code

⇒ Assembler directives :-

- START ⇒ specifies starting address of program in SIC
- END ⇒ end of program
- BYTE ⇒ for generating a character or hexadecimal constant.
BYTE C 'N' ⇒ 'N' stored in C
BYTE C 'NITGOA'
↓
BYTE won't be there in object code, only the constant
- WORD ⇒ one word constant
- RESB ⇒ reserves indicated no. of bytes free for data
- RESW ⇒ reserves indicated no. of words.

⇒ SIC Assembler

- Mnemonic instructions → object code } Build M/c instruction
- Symbolic operands → Should be translated to their machine address

- ⇒ • RETADR 1033
• Conversion of constant to respective values.

E O F → 45 4F 46
E O F

THREE WORD 3 → 000003

- Object program generator

⇒ Lecture Notes Contd. (Dated :- 10-2-22)

⇒ In SIC :-

OPCODE	X	Address
8	1	15

(1) STL RETADR

⇒ no indexed, as no 'X'

⇒ STL ⇒ opcode = 14

address of RETADR = 1033

(2) SSUB RDREC

48 2039

(3) LDA LENGTH

00 1036

(4) COMP ZERO

28 1030

STCH BUFFER, X

54

⇒ 0101 0100 1001 0000 0011 1001
 Opcode address
 5 4 9 0 3 9

⇒ Sequential Process \Rightarrow reading file line-by-line
 But happens in multiple passes, as we don't know RETADR initially.

↳ as there's forward referencing being used

⇒ Object program

- consists of 3 different types of records

① Header record

Col 1 : H

Col 2-7 : 6 columns = program name

Col. 8-13 : Starting address of object program (hex)

Col. 14-19 : Length of object program in bytes (hex)

2079
 - 1000
 1079 +1 \Rightarrow 107A //

② Text record

Col 1 : T

Col 2-7 : Starting address for object code in this record

Col. 8-7 : length of object code in this record

Col. 10-69 : object code, represented in hexadecimal

\Rightarrow 2 columns per byte \Rightarrow cuz in nibble format

↳ \approx 60 columns

= 30 bytes

\Rightarrow 30 bytes \Rightarrow (1E) //

③ End record

Col 1 \Rightarrow E

\Rightarrow Address of 1st executable instruction.

Lecture Notes Contd. (dated : - 11-2-22)

→ name will be truncated if greater than 6 Object code

1000	ARRSUM	START	1000
1000		LDA	ZERO
1003		STA	INDEX
1006	ADDLP	LDX	INDEX
1009		LDA	ALPHA, X
100C		ADD	BETA, X
100F		STA	GAMMA, X
1012		LDA	INDEX
1015		ADD	THREE
1018		STA	INDEX
101B		COMP	K300
101E		JLT	ADDLP
			38 1006
			:
1021		INDEX	RESW
1024		ALPHA	RESW
1027		BETA	RESW
102A		GAMMA	RESW
102D		ZERO	WORD
1030		K300	WORD
1033		THREE	WORD
		END	END
			FIRST

H_n ARRSUM
$$\begin{array}{r} 13AE \\ - 1000 \\ \hline 3B0 \end{array}$$

0 0 0 0 0 0 0 0	1	0 0 0 1 0 0 0 0 0 1 0 0
0	0	

H_n ARRSUM, 001000, 0003B0


300

T, 001000 A 1E A



⇒ Lecture Notes Contd (Dated : - 17-2-22)

⇒ SIC Assembler



- This doesn't happen in one go (sequential), rather, no. Assemblers take 2 passes

Pass 1 :-

- Assignment of addresses for instructions & symbols
 - Save the addresses assigned to symbols
- CLOOP
ENDFILE etc.
- Processing of assembler directives → not completed

Pass 2 :-

- Mnemonic instructions to object code
- BYTE, WORD → in machine language
- Completes processing of assembler directives
- Object program

⇒ Data structures for SIC Assembler

(1) Location counter ⇒ LOCCTR

(2) Operation code table ⇒ OPTAB

(3) Symbol table ⇒ SYMTAB

(2) OPTAB

- It has the machine code corresponding to mnemonic instruction

Mnemonic InstructionsMachine code

LDA

00

STL

14

JSUB

48

: no. of instructions available in that hardware.

Usage of OPTAB in the passes :-⇒ Pass ①

- Validating mnemonic operation code.

↳ 000h, if programmer makes a mistake

e.g.: - LDA LENGTH

(LFA)

LENGTH

↳ If you type this by mistake

Reports error message.

- also used for instruction length

⇒ Pass ②

- For translation

(3)

SYMTAB

- Symbol table

Name & value for each symbol used

CLOOP, ENDFIL, FIRST

corresponding
address

Symbol	Value
Copy	
FIRST	1000
CLOOP	1003
ENDFIL	1015

Usage of SYMTAB in passes:-

(1) Pass - 1

- Name-value pairs are inserted
- In case CLOOP is assigned to another instruction
 ↓
ERROR

(2) Pass - 2

- Translation

OPTAB

LDA	00
STL	14

SYM TAB

THREE	102D
RETADR	1033

eg :-

LDA

THREE

00 102D
↓
9

⇒ Instead of linear search, we'll take a hash
 Table = O(1)

⇒ Lecture Notes Contd. (dated :- 18-2-22)

⇒

Key	Value
-----	-------

LDA	00
-----	----

STL	14
-----	----

Key → Hash function

Value

hf(LDA) → index of LDA

Challenge finding a hash table

Ref books for - File structures, An object oriented


hash table approach with C++ by Michael J. Folk

Avoiding collision

$hf(k_1) \rightarrow$ index
 $hf(k_2) \rightarrow$ index

e.g. :- $hf(LDA)$
 based $hf(LDB)$
 on
 characters' mapping

⇒ Making a hash function is tougher for ~~OPTAB~~ ^{CYU}
 since for OPTAB
 its predefined & many explorations would've been made for hashing function.



- Source Pgm + location counter value
 error-code

⇒ Lecture Notes Contd. (dated :- 21-2-22)

⇒ SIC/XE Assembler

• Whenever possible register-to-register } faster
 immediate addressing } faster

A 0 T 5

X 1 F 6


L 2 PC 7

B 3 SW 8


S 4

⇒ Instruction formats

- Format 1




- Format 2



e.g. - R CLEAR X ⇒ only 1 register
 ↓ ↓ ↓
 B 4 1 0

- Format 3



e.g. :- CLOOP +JSUB RD REC
 ↓ ↓
 48 1036

0100 1000 1101 0001 0000 0001 0000 0001 0000
 4 B 1 0 1 0 1 0 1 0 36
 = 4B1D01036

+ TSUB WR REC.

0100 10 11 0001 0000 0001 0000 0001 0000
 4 B 1 0 1 0 1 0 1 0 5D
 = 4B1D1D05D

+ LDT #4096

n=0 x=0
 l=1

0111 0101 0001 0001 0000 0000 0000 0000 0000
 3 5 1 0 1 0 1 0 1 0

format 3

OPCODE	n	i	x	b	p	e	displacement
	6						

Reference

$PC \rightarrow B$

PC-relative Base relative

$b=0 \ p=1$ $b=1 \ p=0$

$$[EA | TA = (PC) + \text{disp}] \Rightarrow [\text{disp} = EA - (PC)]$$

$$[\text{disp} = EA - (B)]$$

(P₄ → 60)
P₄ → 26

• $TA = 0030$

$PC = 0003$

$\text{disp} = 0030 - 0003$

$$\begin{array}{r} 0030 \\ - 0003 \\ \hline \end{array}$$

$\text{disp} = \boxed{002D}$

$\Rightarrow 0001 \ \underline{\underline{0011}} \ 0010 \ 0000 \ 0000 \ \underline{\underline{0000}}$

1 7 2 0 0 0 2

$\boxed{01101}$

⇒ Lecture Notes Contd. (dated :- 23-2-21)

⇒ Relative addressing ⇒ extra overhead or not?

(b) necessity as address is 12 bits & there are 2^{10} addresses

⇒ Format 1 & 2 ⇒ no problem cuz they have no addresses.

⇒ Case 9 is the instruction ⇒ F4 ⇒ the plus prefix

⇒ Case 2 → • PC relative addressing

$$\text{Disp} = TA/EA - (PC)$$

if more than 12 bits ⇒ not PC relative

- Base relative addressing

Initialization using BASE assembly directive is necessary.



if both are not possible → 2 choices

not possible, ① put it in F4 type.
while assigning ② throw error

addresses initially,
it was assumed to be F3,
so now you can't change it.

throws error

e.g.: STCH BUFFER, X

① PC relative

TA = Buffer's address. 0036

PC = 1051

→ disp = 0036

- 1051

FFFF
1051

EFAE

0036

EFAF

+ EFAF

EFEG

is comp.

101A

ans.

+ 1

101B

⇒ disp

can't fit it in 12 bits ⇒ not feasible

PC relative
not feasible

② Base relative

$$\text{Disp} = TA - [B]$$


$$[B] = 0033$$

$$\text{Disp} = 0038$$

$$- 0033$$

$$0005$$

Indexed.

~~AA~~

the DECODER sees the flags, not
assembler \Rightarrow WE'RE setting those flags

So while $n=1 \ i=1 \ x=1$

$$\begin{aligned}
 \text{decoding} \quad b=1 \quad & \Rightarrow TA = [B] + \text{disp} + (x) \\
 p=0 \quad \{ BR & = 0033 + 0003 \\
 & = \boxed{0036} + (x)
 \end{aligned}$$

\Rightarrow STL RETADR

$$\textcircled{1} \quad \underline{\text{PC relative}} \Rightarrow TA = 0030$$

$$PC = 0003$$

$$\Rightarrow \text{disp} = 0030 - 0003$$

$$\begin{array}{r} \text{FFFF} \\ 0003 \\ \hline = 0030 \end{array}$$

$$\begin{array}{r} \text{FFFFD} \\ + FFFD \\ \hline \end{array}$$

$$\boxed{002D} = \text{disp}$$

$$\begin{aligned}
 & = \underbrace{0001}_{1}, \underbrace{0111}_{7}, \underbrace{0}_{2}, \underbrace{010}_{2}, \underbrace{0000}_{0}, \underbrace{0010}_{2}, \underbrace{1101}_{D} \\
 & = \boxed{17202D}
 \end{aligned}$$

WE USE PC RELATIVE & BASE R

in modern assemblers like SIC/XE

SINCE THE programs are relocatable

\Rightarrow LDB # LENGTH $\Rightarrow n=0, i=1$.

$$68 \quad \text{val} = 0033$$

$$\textcircled{1} \quad \text{Pc ret} \Rightarrow 0006$$

$$TA = 0033$$

$$\Rightarrow \text{disp} = 0033 - \underbrace{0006}_{\text{FFFF9}}$$

~~E~~

$$\begin{array}{r} \text{0033} \\ + \text{FFFFA} \\ \hline \boxed{002D} \end{array}$$

Q 0 1 1 0 1 0 0 1 0 0 1 0 0 0 0 6 0 0 1 0 1 1 0 1
 6 9 2 0 2 0

 \Rightarrow

LDA LENGTH

OO 10033

PC =	000D	-	FFFF F
TA =	d 033	-	000D
	FFF63	-	FFF2
	100261	-	FFF3

0000 00 | 1 | 1 | 0 | 0 | 1 | 0 | 0000 0010 0110
 0 3 2 0 2 6

 \Rightarrow COMP #0.
 28 \rightarrow 29000000 \Rightarrow

JEQ ENDFIL

[TA] = 001A

PC = 0013

FFFF

0013

FFED

001A

0007

0000

 \rightarrow

J CLOOP

3C

TA = 0006

PC = 001A

3F2FEC

0006	0006
-	FFFF
FFFA	FFFF
FFE6	FFFF
	C
	FEC.