

24/8/22

Microprocessor

- i) 8085 } Microprocessors
 8086 }
 8085 → primitive processor
- Assembly level
 - Has its own programming language.
 - easy to learn
 - No one uses this now-a-days but easy to learn for startup microprocessor.

ii) 80851 - Micro controller → embedded c.

iii) ARM controller
 (Arduino)


- Hardware part of microprocessor is called Architecture of the processor.
- Software is life, it is the programming part

Machine level language

Assembly level language

How this processor interacts with outer part of world / surrounding or external part of world? High level language

- Sensor




25/08/22

Micro processor

Small
 (10^{-6})

something that manipulates data


optimal in
 both speed and time




either
 fetch or
 store the
 data

(NANO
 fabrication)

→ opAMP (Operational Amplifier)





- Digital logic devices are of two types.
Combinational / Sequential.


- Computer is called "Digital State Machine".

- ALU → one of the basic logic unit.
Other components - registers




A bunch
of memory
locations

- 1 bit of memory is D F/F.
or
register



- Combination of F/F is a register.



Three types of Buses

- A Bus (Address Bus)
- B-Bus (Data Bus)
- C-Bus (Control Bus)


- Control unit is generating signals such that data bus is generated.
- All the components of CPU, if fabricated on a single chip, it is called Microprocessor
- CPU on a single chip is called "Microprocessor".
- Registers are not required to store the program
- We have to connect external memory to the register, to store the data.

External Memory interacts with processor using external BUs
both address & data will be present in the busses.
& as well as control unit part like whether to read/write.

Registers have an address.

Considered as extra memory.

I/O device also interacts with processor via bus.



26/8/22

8085 Microprocessor

8-bit Microprocessor


Optimized to perform 8-bit operations.

Time resources.
minimum
for 8-bit
operations

Arithmetic logic

Hardware Model

Well discuss later.



Registers

General purpose register

- Special purpose register

- Registers that are not accessible to user.

B C D E H L
BC DE HL
MSB LSB.

(Most significant bit)
least significant bit.

pair up.

(we can use combined versions like this to store 16-bit)

like MSB

least LSB.

Programming Model

register
(Special purpose)

ACCUMULATOR
(8-bit)

(8)

B

(8)

D

(8)

H

(8)

C

(8)

E

(8)

L

(8)

PCH

PROGRAM COUNTER (Pc)

(16-bit)

STACK POINTER

(16-bit)

W

(8)

Z

(8)

→ S → sign flag

P → parity flag (even no. of ones \Rightarrow set
odd no. of ones \Rightarrow reset)

AC → Auxiliary carry flag. (set while BCD addition)

$Z \rightarrow$ zero flag (set when arithmetic addition results zero)
 $C \rightarrow$ carry flag

→ PROGRAM COUNTER → special

- (points to the next instruction)

stores the address of the next instruction to be executed

special purpose.

- We can't access PCH & PCL independently.
 We have to only store 16-bit.


• STACK POINTER - It always points to the top of the stack.

- W, Z has special role to perform.

- temporary registers

- Not accessible to user.

• ACCUMULATOR - O/p register of ALU.





→ o/p register as well as one of the i/p register of ALU.

- There are 2^n representations for n bit.

- for $n=16$, $2^{16} = 65,536 = 64\text{K}$
 $= 64 \times 1024 \rightarrow$ memory locations

2^{16} no. of memory locations.

EFH
 ✓ Hexa decimal representation
 255




- Accumulator & flag together called program status word.

Nxt class we will discuss about programming Model of 8085.

7/9/22

8085 (μP)
8-bit processor
Microprocessor

Hardware Model



16-bit Address Bus → This processor has a 16-bit address bus (outward)

8-bit → and also has a 8-bit data bus (both sided)

Another 8mp register ⇒ instruction Register
(forgot in last class)) - it is a special purpose register.

Voice: Every time when processor fetches the instruction, it gets copied to instruction register.

MOV B,A \Rightarrow move content of A to B

- There are no dedicated pins to establish, 16 bit in 8085.

Instruction has 2 parts:-

Pneumonic & data

Code part

- It varies 2-bit, 4-bit, 3-bit

Instruction Set of 8085 :- (Assembly language)

Types of instructions :-

① Data Transfer instruction

i) Register to Register

in both ways

ii) Register to Memory (Writing the data)

iii) Memory to Register (Reading the data)

X Memory to memory

register \rightarrow inside the processor

Memory \rightarrow outside the processor.

(in terms of time the data bus is multiplexed)

i) Register to register :-

MOV B,A B \leftarrow A

↓
destination

MOV A	A
	B
	C
	D
	E
	H
	L

All these possibilities for each register

ii) Register to Memory

MVI A, #8BH

move immediate to A

8B
MVI

iii) Memory to Register

LXI H

LXI H, #8000H

load indexed immediate

immediate next two memory locations is copied to HL pair

H	L
80	00


MOV M,A

[n] \leftarrow A

8000H \rightarrow address of memory

A \rightarrow [8000] 8000H

Mov C, M $C \leftarrow [M]$
 ↓
 LXI H, #7985H
 Mov C, M
 ↓
 Content of memory
 is copied to C.



Q) Arithmetic & logic instruction

- Addition → Add Reg
- SUB ADD B $A \leftarrow A + B$
- AND ADI, #85H. content of B added to A and stored in A
- OR
- XOR
- ↓
Add immediate
- $A \leftarrow A + 85$

ADD M $A \leftarrow A + [M]$ (HL)

* HL register is the only pointer to Memory

LXI H

LXI B #16 bit
 LXI D #16 bit
 LXI SP #16 bit

We can also store 16-bit data in these registers but these are not memory pointers

AND

- AND A $(A \leftarrow A \text{ AND } a)$
- AND B $(A \leftarrow A \text{ AND } b)$
- ANI, #00H $(A \leftarrow A \text{ AND } 00H)$

Q: Write a program to perform the following operation

1) Move the content of B register to L register

MVI B, #00H
 MVI L, #00H
 MOV L,B

2) Move data 85H to C register

MVI C, #85H

3) Move content of C register to memory location 800H

LDX H, #8000H

MOV M, C.

4) Move content of memory 9855 H to D register

LDX H, #9855 H

MOV D, M.

HLT → halt the execution → Machine control instruction

At the end of programs this instruction has to write

5) Add B register with memory [M]1800H and

MOV A, B

ADD M

LDX H, #8000H

MOV A, M

ADD B.

aloh2

→ Opcode operand

MOV A, B.

what operation

has to be to executed

(MXN)
↓
span of memory
- no. of memory locations

width of each memory location

M=8

Program:

3 byte - LXI H 8000H

2 byte - MVI A, #165H

1 byte - ADD M

1 byte - MOV M, A


size 1 byte - HLT

5 instructions

Every opcode takes - 1 byte in 8085

LXI H, 8000H. → 3 byte instruction

↓ ↓
1 byte hexadecimal it requires
2 memory locations



(8x8-bit) Memory (R/W memory)

HLT	0007H
MOV A,A	0006H
ADDM	0005H
G5H	0004H
MVI A	0003H
8D	0002H
0D	0001H
LXI H	0000H

→ address is sent through AB.
First thing is

- Memory read operation or operand fetch.


- Read control signal is sent by the processor

- LXIH will be put on to Data bus.
(data will be to put)

- Content of DB is copied to instruction register

if data then stored in registers.

Memory read operation.



Content of PC is loaded onto Address bus through internal bus.

memory location identification and it points to that.

* Once the address is put on Address bus, PC gets incremented.

- After ADDM, content of HL register is put on the address bus.


& Memory is stored in TEMP.

[TEMP → not accessible to user.]

65
76
DB

"DB" is stored in Accumulator

Tri-state buffer (c) control signal (Tri state)



if $C = 1$ closed switch

if $C = 0$ open switch


- high impedance state

- data can't move

c	I/P	O/P
1	0	0
1	1	1
0	0	Z → high impedance state.
0	1	Z

proper maintenance of control unit is required as there is only internal bus in which all the data will move. It should be in such a way that one after other data should move.

14/9/22




helps to control the dataflow

CLK	I/p	a
+	0	0
+	1	1

if $D_{IN} = 0$ the I/p is high impedance, the output is same as

previous Q value / previous output:



How to store the data? / Write operation

i) 4-bit data on internal bus

ii) $CNT_{in} = 1$ & $CNT_{out} = 20$ (if $CNT_{out} \leq 1$ then at a time if p data and previous old data will be on the bus)

iii) Apply clock pulse

Read Operation

i) Apply $control_{out} = 1$ & $control_{in} = 0$

↓
Data will be available in internal bus.

• Every register has a set of input and output buffers.

• CTL_{in} can be taken as WRITE

$CTL_{out} = READ$.

• A memory is not only registers, it has set of input buffers as well as output buffers. which controls the data flow.

Analyze Mov A,B:

4 bits of data is there in memory.

before going to that let us design a 8x8 bit memory.


Pointer to Memory

Address bus
101

how it
points to
memory
location?
DECODER

		8-bit								
Msb	A ₂	M ₇	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
3	1	M ₆	D ₂	D ₁	D ₀					
2	0	M ₅	D ₂	D ₁	D ₀					
1	0	M ₄	D ₂	D ₁	D ₀					
0	1	DEC	M ₃	D ₂	D ₁	D ₀				
		OD	M ₂	D ₂	D ₁	D ₀				
		ER	M ₁	D ₂	D ₁	D ₀				
			M ₀	D ₂	D ₁	D ₀				


Decoding unit



8 flip flops with enable

Every memory will have a decoding unit as well as control unit.


Write on memory location



- Address pins available on Address bus.
- Decode the address.




- 1) Pointer to Memory location
- 2) 4-bit data on data bus
- 3) Write = 1 & Read = 0
- 4) CLK
- 5) STORE / WRITE Data

MxN Memory



15/12/22

Execution of instruction MOV B,A




Control unit should give address of A & address of B
 $CA_{out} = 1$ & $CA_{in} = 0$
 $Regin = 1$ & $Regout = 0$.

Control Unit :- (Typical structure) (need not be 8085's)

SRC ADDR	DEST ADDR	CA _{in}	CA _o	Rin	Rout	+	-
000	010	0	1	1	0	0	0

ADDC



10 μs → To execute this instruction

3 μs → CA_{in} = 0
 CA_{out} = 1 } TAKES TIME
 FOR ADDITION

9 μs → CA_{in} = 1
 CA_{out} = 0 }

Address of C.

— One of the way of generating control signals

Not only for 8085.

Regout = 1, Regin = 0

Temp_{in} = 1, Temp_{out} = 0.


CA_{in} = 0, CA_{out} = 1

Enable add & wait for sometime

CA_{in} = 1, CA_{out} = 0

16/9/12

8085 - 8 bit up - There is no dedicated lower order address bus for 8085
→ 40 pins
(pin diagram) Multiplexed Address bus & Data bus



- So it is our duty to demultiplex it.



- This multiplexed bus carry LoAB for only short duration of time.

But as we know memory is twice slower than processor so we have to store the address for longer time on the bus as in this time memory will get processed.

→ Only for certain amount of time it behaves as LoAB

- So For how much time LoAB will be placed on AddressBus?

This data should provide by processor by a special signal called Address Latch Enable.



Control/status signal ↑

- We are going to store LoA on LC (logic circuit) which consists of registers as long as memory gets processed.
- for how much time LC stores the data depends on ALE signal
- Once ALE is enabled it stores, once it's disabled the data will be vanished.



Catches the data and latches it.

Read & write signals

I/O device is also an extended memory,

Though, I/O device we have to generate separate read & write signals for both memory and I/O device.

Memory

- Used to store huge data for long time

I/O

- Assigned for a particular/specific task
- Always sense the data


- In case of speed there is a huge diff. I/O is very slow with respect to Memory

- I/O won't need to sense the temperature but processor senses for every micro second. - check!!

- Memory is as fast as processor

- I/O devices are meant to interact with external world. They can't sink with processor in speed.

8085 only generates RD, WR signals, but we need Read & write for memory as well as I/O device.




if $\overline{\text{MEMW}} = 0$ Memory write
 processor intention is to write the data to memory

TruthTable

$\overline{\text{IO/M}}$	$\overline{\text{RD}}$	$\overline{\text{WR}}$	$\overline{\text{MEMR}}$	$\overline{\text{MEMW}}$	$\overline{\text{IOR}}$	$\overline{\text{IOW}}$
0	0	1	0	1	1	1
0	1	0	1	0	1	1
1	0	1	1	1	0	1
1	1	0	1	1	1	0

Circuit diagram



Q1a/22

- We have seen two logic circuits in the pen diagrams till now.
- These need to be designed separately and integrated to the processor.

Control signals are the processor initiated signals, whereas externally evaluated signals are called interrupts.

Now, we will learn, How processor will interface with memory.

- First we have to assign the fetch m) point to the memory by assigning the address.
- Then, we have to tell the operation to perform. (Read/write).

No. of memory locations = $2^N \rightarrow$ no. of address lines
in your address bus.

$$2^3 = 8$$

∴ 3 address lines are required to point 8 memory locations.
(Decoder)

$$N = \frac{\log(\text{Mem size}/\text{locations})}{\log(2)}$$

$$\underline{64\text{K}} \quad N = \frac{\log(64 \times 1024)}{\log 2} = 16$$

$$\underline{\text{if } 8\text{K}}, \quad N = \frac{\log(8 \times 1024)}{\log 2} = 13$$


Interface of 8085 with memory :-

(Memory Interface with 8085)

64K x 8-bit R/W memory

Bubble → indicates Active low → Not an inverter
(inside)

Output enable or
read bar




MXN

$$\text{no. of address lines} = \frac{\log(M)}{\log 2}$$

OE, WR are control lines
of input & output
buffers.

32kx8-bit R/w Memory

No. of address lines: $\frac{\log(32k)}{\log 2} = 15$




Assuming A15 as zero,

starting & ending addresses \Rightarrow 0000 H to FFFF H.



but simply we can't assume as 0, it is don't care. It can be 1 also.

if A15=1 8000 H to FFFF H



- each memory location can have two different memory locations.

Mirror Memory



Mirror Memory / fold back Memory
it can be any one.

- leave it hanging
- partial Decoding Technique.

\overline{CE} \rightarrow chip enable pin, if low then only this particular memory get enabled.

Mirror Memory / Fold back memory going to exists.

- If one or more address lines are left unconnected or uninterfaced with memory as don't care \Rightarrow Mirror Memory.
 ↓
 Poor Memory.

- If we don't need fold back memory, we have to handle those don't care address lines; then I have to connect A_{15} to \bar{CE} then memory will enable only when $A_{15} = 0$
 Then no more fold back memory, it becomes Absolute Memory


$\rightarrow A_{15} = 0$ Address range = 0000 H to FFFF H

if we put inverter,

then $A_{15} = 1$, Address range = 8000 H to FFFF H.

Can we connect two 32k memory?

Yes.



Span/size of each memory = 32k

Overall \rightarrow 64k.

Memory Map \rightarrow Several memory & I/O devices are connected.

21/12/22

Q. Design a circuit to interface following memory chips with 8085.

- (i) 8K RAM
- (ii) 8K ROM

$$\text{No. of address lines} = \log(8 \times 1024) / \log(2)$$

$$= 13.$$

- Among 16 address lines, 13 are required to point the memory locations.

	A_{15}	A_{14}	A_{13}	A_{12}	A_{11}	A_{10}	A_9	A_8	A_7	A_6	A_5	A_4	A_3	A_2	A_1	A_0
CHIP SELECT LINES																
				ADDRESS SELECT LINES.												
ROM -	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0000H
	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1FFFH
RAM -	0	0	1	1	0	0	0	0	0	0	0	0	0	0	0	2000H
	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	3FFFH

let us consider,

the starting address of ROM as 0000H.

0000H to

Assume A_{15}, A_{14}, A_{13} to be zero, then range of ROM will be 1FFFH.


- If 8K RAM starts immediately after ROM, then

starting address of RAM - 1FFF

$$\begin{array}{r} + \\ 1 \\ \hline 2000H \end{array}$$

- If we call them (A_{15}, A_{14}, A_{13}) as chip select lines then it will be Absolute Decoding, else if we leave them as Don't care then it is Partial Decoding.

If A_{15} is don't care it can be 0/1.



There will be overlap of memory between RAM & ROM.

- No need to use chip select logic \rightarrow we can leave all 3 as don't care which is of low cost
- If we leave one line then instead of 3 i/p and gate, I can take a i/p AND gate which reduces cost. (AND)


But there might get an issue in the hardware, so better to go to Absolute decoding \rightarrow though it is costly.

Memory of one location shouldn't overlap with other location in case of mirror memory \rightarrow this need to take care.

chip select lines

ROM A₁₅ A₁₄ A₁₃

RAM 0 0 1



We can also leave A₁₄, A₁₅ as don't care and use A₁₃ for chip select logic, "At the cost of minor memory".


Connect A₁₃ to ROM chip enable & \bar{A}_{13} to RAM chip enable.

$A_{15} \ A_{14} \ A_{13}$
 X X 0
 X X 1

Then each case we can have 4 different address cye for every location.

Question: What are all the consequences on the circuit, if A_{15} & A_{14} are considered as don't care lines.

Answer this !!



chip select line


Address select lines

	A_{15}	A_{14}	A_{13}	A_{12}	A_{11}	A_{10}	A_9	A_8	A_7	A_6	A_5	A_4	A_3	A_2	A_1	A_0	
ROM	0 0	0 0	0	0 0 0 0	0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0000H
Starting address	0 1	0 0	0	0 0 0 0	0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	4000H
Ending address	1 0	0 0	0	0 0 0 0	0	0 0	0 0	0 0	0 0	0 0	0 0	0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	8000H
RoM	0 0	0 1	1	1 1 1 1	1	1 1 1 1	1	1 1 1 1	1	1 1 1 1	1	1 1 1 1	1 1 1 1	1 1 1 1	1 1 1 1	1 1 1 1	1FFF H
st	0 1	0 1	1	1 1 1 1	1	1 1 1 1	1	1 1 1 1	1	1 1 1 1	1	1 1 1 1	1 1 1 1	1 1 1 1	1 1 1 1	1 1 1 1	5FFF H
address	1 0	0 1	1	1 1 1 1	1	1 1 1 1	1	1 1 1 1	1	1 1 1 1	1	1 1 1 1	1 1 1 1	1 1 1 1	1 1 1 1	1 1 1 1	9FFF H
	1 1	0 1	1	1 1 1 1	1	1 1 1 1	1	1 1 1 1	1	1 1 1 1	1	1 1 1 1	1 1 1 1	1 1 1 1	1 1 1 1	1 1 1 1	DFFF H.

22/09/22

- Interface 4 no. of 4 k memory chips, out of which 2 are ROM chips.

You can use 74LS138 Decoder.



$$\text{No. of address lines} = \frac{\log(4k)}{\log_2} = 12$$

lets assume starting address of first ROM chip is 0000H.


chip select lines				Address select lines												
	A ₁₅	A ₁₄	A ₁₃	A ₁₂	A ₇	A ₁₀	A ₉	A ₈	A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀
1 st ROM	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1
2 nd ROM	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	1	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1
1 st RAM	2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	2	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1
2 nd RAM	3	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	3	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1


$$A_{13}=0, A_{12}=0$$

$$A_{13}=0, A_{12}=1$$


$$A_{13}=1, A_{12}=0$$


$$A_{13}=1, A_{12}=1$$





Instead of Digital logic for Control signal, we can use 74LS138 (3x8) Decoder.





28/9/22

1) Interface the following memory with 8085.

- a) 8kx8-bit RAM
b) 4kx8-bit ROM.

Steps:

1) Find ASL for each chip
(Address select lines)

2) Design chip select logic

3) Write circuit diagram

	A ₁₅	A ₁₄	A ₁₃	A ₁₂	A ₁₁	A ₁₀	A ₉	A ₈	A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	
ROM N=12	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0000H
	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	0FFFH

CSL



Address select lines.

	A ₁₅	A ₁₄	A ₁₃	A ₁₂	A ₁₁	A ₁₀	A ₉	A ₈	A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	
RAM N=13	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	2000H
	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	3FFFH


We can use
any combination
of CSL
among all 8
possibilities except 000

A₁₂ → Part of CSL in ROM is a part of ASL in RAM

it clashes with ROM



chipSelect logic using gates




Individual
Decoders for ROM &
RAM.

chip select logic using
Decoder


→ insert another 4K ROM in between them


- 2,4K ROM
- 1,8K RAM

	A ₁₅	A ₁₄	A ₁₃	A ₁₂	A ₁₁	A ₁₀	A ₉	A ₈	A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀
ROM1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0000 H
	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	0FFF H
ROM2	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0100 H
	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1FFF H
RAM	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	2000 H
	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	3FFF H



- 6/10/2*
- Question : Design an interface for.
- 8k RAM using 8kx4-bit memory chips 0000H.
 - Provide a space to interface additional 8k memory
 - 16k memory using 8kx8bit chips and ending address is FFFF H.





$$\text{No. of address lines} = \frac{\log(8K)}{\log 2} = 13$$

	A ₁₅	A ₁₄	A ₁₃	A ₁₂	A ₁₁	A ₁₀	A ₉	A ₈	A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	
8K RAM	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0000H
	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1FFFH
8K Space	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	2000H
	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	3FFFH
16K Memory	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0000H, DFFFH
	1	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1	010000H
	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	FFFFH
	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	

chip select logic

