


17/4/22

over riding
Preset
(PR)




Data shifting direction
for shift register.

Ring Counter:

It is application of shift register.

- Design Ring counter using shift count register
- n bit total states are $2^n \rightarrow$ for normal counter

- Ring counter \Rightarrow No. of states = no. of bits
= no. of flipflops (FF)




Over riding input
To initiate 1st state, we
provide ORI


if PR=0, $Q=1$
if CLR=0 $Q=0$

→ irrespective
of other i/p's

ORI	CLR	Q_0 Q_1 Q_2 Q_3
1	X	1 0 0 0
1	(edge triggered)	0 1 0 0
1	↓	0 0 1 0
1	↓	0 0 0 1
1	↓	1 0 0 0



ring /
wave form




We don't need ORS

Johnson's Counter: (Twisted ring counter)

Switch Tail Ring counter


- It is application of shift register

$$\begin{aligned} \text{- No. of states} &= 2 \times N_0 \text{ of} \\ &= 2 \times \text{No. of bits} \end{aligned}$$



CLR	CLK	$Q_0 \quad Q_1 \quad Q_2 \quad Q_3$
1	X	0 0 0 0
1	↓	1 0 0 0
1	↓	1 1 0 0
1	↓	1 1 1 0
1	↓	1 1 1 1
1	↓	0 1 1 1
1	↓	0 0 1 1
1	↓	0 0 0 1

The state transitions are shown as arrows between adjacent rows. The sequence starts at 0000 and ends at 0001, then loops back to 0000.



Sequence Counter:

Q. Make a given arbitrary sequence counter which counts from 7, 4, 1, 6, 2, 5

Steps to design :

1. Identify no. of F/F and Type of F/F
2. Write state Table of selected F/F
(excitation)
3. Make a State Table
4. Solve Boolean Expression
5. Draw circuit.


Step 1: No. of F/F = 3

$$F/F = T \ F/F$$

Step 2:

Q_n	Q_{n+1}	T
0	0	0
0	1	1
1	0	1
1	1	0

Step 3 [7, 4, 1, 6, 2, 5]



Step 4:

Q_A	Q_B	Q_C	Q_A^f	Q_B^f	Q_C^f	T_A	T_B	T_C
0	0	0	x	x	x	x	x	x
0	0	1	1	1	0	1	1	1
0	1	0	1	0	1	1	1	1
0	1	1	x	x	x	x	x	x
1	0	0	0	0	1	1	0	1

$$\left| \begin{array}{cc|cc|cc} 1 & 0 & 1 & 1 & 1 & 0 \\ 1 & 1 & 0 & 0 & 1 & 0 \\ 1 & 1 & 1 & 1 & 0 & 1 \end{array} \right|$$

Step 5:

$$T_A = \bar{\Phi}_A \Phi_B$$

$\bar{\Phi}_C$	1	1	1
1	X	0	0
Φ_C	1	X	1

$$T_A = \bar{\Phi}_C + \bar{\Phi}_A$$

$$T_B$$

$\bar{\Phi}_C$	1	0	0
1	X	1	01
Φ_C	1	X	1


$$T_B = \Phi_C + \bar{\Phi}_A$$

$$T_C$$

$\bar{\Phi}_C$	1	0	1
1	X	1	0
Φ_C	1	X	1

$$T_C = \bar{\Phi}_A + \bar{\Phi}_B \bar{\Phi}_C + \Phi_B \Phi_C$$

Step 6:



Arbitrary Sequence counter

- Make a counter for given sequence 0, 1, 3, 5, 6.


Step 1: Total bits = Total F/F = 3

$$F/F = T F/F$$

Step 2: Excitation table

Q_n	Q_{n+1}	T
0	0	0
0	1	1
1	0	1
1	1	0

Step 3:



Q_A	Q_B	Q_C	Q_A^+	Q_B^+	Q_C^+	T_A	T_B	T_C
0	0	0	0	0	1	0	0	1
0	0	1	0	1	1	0	1	0
0	1	0	X	X	X	X	X	X
0	1	1	1	0	1	1	1	0
1	0	0	X	X	X	X	X	X
1	0	1	1	1	0	0	1	0
1	1	0	0	0	0	1	1	0
1	1	1	X	X	X	X	X	X

Step 4:

T_A

0	X	1	X
0	0	X	0

$$T_A = Q_B$$

T_B

0	x	1	x
1	1	(x)	1

$$T_B = Q_c + \bar{Q}_B$$


T_C

1	x	0	x
0	0	(x)	1

$$T_C = Q_A Q_c + \bar{Q}_A \bar{Q}_c$$

$$= Q_A \oplus Q_c$$

Steps:



Sequence Generator


- Generate sequence of 10110...
- No. of F/F can be identify by

Step 1:

$$L \leq 2^n - 1$$

(length of sequence) no. of F/F (minimum)

Step 2:




Step 3:-

	AB	00	01	11	10
CD	00	x	x	x	x
	01	x	1	0	x
	11	x	x	x	0
	10	x	1	x	1

$$F = \bar{A} + \bar{D}$$

Step 4: feed back = $\bar{A} + \bar{D}$



Note: If any state is repeated then we have to add one more F/F.

1a) 4/22

Q. Generate Sequence of 110010...

No. F/F can be identify by

Step 1: $L \leq 2^n - 1$

$$6 \leq 2^n - 1$$


$$7 \leq 2^n$$

$$\boxed{n=3}$$

A	B	C	F
1	0	1	0
1	01	0	1
0	01	1	0
0	0	1	1
1	0	0	1
0	1	0	0

Step 2:


Step 3:



		AB	00	01	11	10
		C	(X)	0	0	0
D	0	1	0	X	0	
	1					

$$F = \bar{C}A + \bar{A}\bar{B}$$

Step 4:



Sequence Detector

- Design circuit to detect 110 from given input data stream.

If input data is

$$x = 011101101010 \dots$$

$$y = 0000100100001$$

110 ~


$$\begin{aligned} S_0 &= 0 \\ S_1 &= 1 \\ S_2 &\neq 110. \end{aligned}$$

$$S_0 = 0 \text{ (Reset)}$$

$$S_1 = 1$$

$$S_2 = 11$$

$$S_3 = 1101$$



$S_0 = 0$

$\underline{00} \rightarrow 0$ (go to S_0)
 $\underline{01} \rightarrow 0$ (go to S_1)

$S_1 = 1$

$\underline{10} \rightarrow 0$ (go to S_0)
 $\underline{11} \rightarrow 0$ (go to S_2)

$S_2 = 11$

$\underline{110} \rightarrow 1$ (go to S_3)
 $\underline{111} \rightarrow 0$ (go to S_2)

State Table :

current state			next state			$S_3 = 110$
Q_A	Q_B	\bar{x}	\bar{Q}_A	\bar{Q}_B	y	
0	0	0	0	0	0	$1100 \rightarrow 0$ (go to S_0)
0	0	1	0	1	0	$1101 \rightarrow 0$ (go to S_1)
0	1	0	0	0	0	
0	1	1	1	0	0	
1	0	0	1	1	1	
1	0	1	1	0	0	
1	1	0	0	0	0	
1	1	1	0	1	0	

4 states
 S_0 , make
circuit based
on 2 F/F's

	Q_A	Q_B
S_0	0	0
S_1	0	1
S_2	1	0
S_3	1	1

K-Map

		$Q_A Q_B$
		x
D_A	\bar{x}	0 0 0 1
		0 1 0 1

$$D_A = \bar{Q}_A \bar{Q}_B + x \bar{Q}_A Q_B$$

		$Q_A Q_B$
		x
D_B	\bar{x}	0 0 0 1
		1 0 1 0

$$D_B = \bar{x} \bar{Q}_A \bar{Q}_B + x \bar{Q}_A Q_B + \bar{x} Q_A \bar{Q}_B$$

Q. Make a circuit which detect III from given I/P data

$$x = 101111011111$$


$$y = 000011000111$$

$$S_0 = 0 \text{ [reset]}$$

$$S_1 = 1$$

$$S_2 = 11$$

$$S_3 = 111$$



$$S_0 = 0$$

00 → 0 (go to S_0)

01 → 0 (go to S_1)

$$S_1 = 1$$

10 → 0 (go to S_0)

11 → 0 (go to S_2)

$$S_2 = 11$$

110 → 0 (go to S_0)

111 → 1 (go to S_3)

$$S_3 = 111$$

1110 → 0 (go to S_0)

1111 → 1 (go to S_3)

	\bar{Q}_A	\bar{Q}_B
S_0	0	0
S_1	0	1
S_2	1	0
S_3	1	1

	\bar{Q}_A	\bar{Q}_B	x		\bar{Q}_A^+	\bar{Q}_B^+	y
	0	0	0		0	0	0
	0	0	1		0	1	0
	0	1	0		0	0	0
	0	1	1		1	0	0
	1	0	0		0	0	0
	1	0	1		1	1	1
	1	1	0		0	0	0
	1	1	1		1	1	1

\bar{Q}_A^+	$\bar{Q}_A \bar{Q}_B$	$\bar{Q}_A Q_B$	$Q_A \bar{Q}_B$	$Q_A Q_B$
0	0	0	0	0
0	1	1	1	1

\bar{Q}_B^+	$\bar{Q}_A \bar{Q}_B$	$\bar{Q}_A Q_B$	$Q_A \bar{Q}_B$	$Q_A Q_B$
0	0	0	0	0
1	0	1	1	1


$$\bar{Q}_A^+ = \bar{Q}_B x + \bar{Q}_A x$$

$$\bar{Q}_B^+ = Q_A x + \bar{Q}_B x$$

0	0	0	0
0	0	1	1

$$y = \bar{Q}_A$$

Circuit diagram



21/4/22

Example of counter

Q. If a counter is having 10FF, it is initially zero.
What count will it hold after 2060 pulses

10FF \rightarrow 10 bits counter

\downarrow $2^{10} = 1024$ pulse

Why it is 10 bit counter

- After 1024 pulse, zero count holds

- 10FF counter means, it is 10 bits counter

- It counts total 2^{10} pulses with one complete round
 $= 1024$.

- Another 1024, 2048 again it will be zero count
 $2060 - 2048 = 12$ pulses.

- So after 2060 pulses = $2060 - 2048$
 $= 12$
 it will hold 12 count

10 bits to represent 12

↳ 00000001100 ← status of counter
 after 2060 pulses.

- 2) A 4 bits mod 16 counter is made by JK F/F. If propagation delay of each F/F is 5 nsec. The maximum clock frequency can be used.

For 4 bits, we need 4 JK F/F's

- Total propagation delay = $n \times t_{pd}$
 $= 4 \times 5 \text{ nsec}$
 $= 20 \text{ nsec}$

- Max clock Frequency = $\frac{1}{t_{pd}} = \frac{1}{20 \text{ nsec}} = 5 \text{ MHz}$
 (Mega Hertz)

- 3) A certain JK F/F has propagation delay of $t_{pd} = 12 \text{ nsec}$.
 The largest ripple counter that can operate at 10MHz is

Total propagation delay = $\frac{1}{f} = \frac{1}{10 \text{ MHz}} = 100 \text{ nsec}$

$n = \frac{\text{Total propagation delay}}{t_{pd}}$


$$= \frac{100}{12} \approx 8$$

Total 8 no. of F/F which can be connected to ripple counter with frequency of 10MHz
 $\Rightarrow 8$ bits

$$\begin{aligned}
 \text{With 8 bits max mod of counter} &= (\text{mod}) = 2^n \\
 &= 2^8 \\
 &= 256
 \end{aligned}$$

mod 256 counter

- q) A given figure shows ripple counter with positive edge trigger clock. If present state of counter is given by $Q_2 Q_1 Q_0 = 011$, the next state will be ?



- Here we have +ve edge trigger clock.
 - When transition happens from 0 to 1, there will be change in state
- $T = 1 \rightarrow \text{toggle our output.}$


$$Q_2 Q_1 Q_0 = 100$$

Registers :

- Flip flop is used to store 1 bit data
- But if you want to increase the capacity of storage, you can't use F/F's, you can use registers
- Group of F/F's, to increase the storage capacity is referred as Register.

- So n bits register has n no. of F/F, this register can store n bits word by using single register.

Eg: 4 bits register




After clock signal to D_0 will come to Q_0 .

it cannot hold data for long time.


For example, $f = 1 \text{ mHz}$

$$T = \frac{1}{f} = \frac{1}{1 \text{ mHz}} \approx 1 \text{ usec.}$$



Additional feature we are adding

- To hold data for longer duration, Load terminal is used.



Two types of Load -

① Synchronous load

- In synchronous load, register is operational when load & clock high.

② Asynchronous load

- In asynchronous load, register is operational when load is high.
 - so when load is low, it will hold data for longer duration.

Note: Clear is active low terminal, it will make "0" output with all terminals.

Data Format :

2 types

① Serial data format

[we store one bit at a time]
can

② parallel data format


[we can store all bits at a time]

Classification of Register


- We can classify Registers based on input and output

① SISO


[Serial Input & serial Output].




② SIPO [Serial Input & Parallel Output]



③ PISO [Parallel Input & Serial Output]



④ PIPO [parallel Input & parallel Output]




- Classifications can be done based on Applications

SISO ① Shift Register
 SIPO ② Storage Register
 PISO

PIPO

We shift data one by one and we take o/p
 we store complete data at a time and we take complete o/p at a time

SISO Shift Register




10 ① First i/p [O/p will come wrt CLK]

serial i/p

Shift Right connection

serial o/p



Note :-

$D_3 \ D_2 \ D_1 \ D_0$

shift Right operation

$D_3 \ D_2 \ D_1 \ D_0$ shift Left connection

CLK	Q_3	Q_2	Q_1	Q_0
Initially	0	0	0	0
↑	1	0	0	0
↑	1	1	0	0
↑	0	1	1	0
↑	1	0	1	1


10 ① first i/p
 second i/p
 third i/p
 last i/p

4 bit shift register

After $\frac{4}{n}$ clocks we store $\frac{4}{n}$ bit data.

- After n Clocks we store n bit data in shift Register.


But to get complete serial o/p, another $n-1$ clocks required



Our o/p is Q_0 -only.

1011

- To store data n clocks are required. (like only 1 will come first in o/p side, but if we want o/p at o/p side completely then $(n-1)$ more clocks are required)
- To take data $(n-1)$ clocks are required.
- In general, for total processing $(n+n-1) = 2n-1$ clocks are required.



- for long distance we use this
- In serial connection, we need only one wire connection

- If parallel, we need 4 parallel wires. In this case cost of metal will increase for long distance



\therefore For long Distance connection we use SISO.

26/4/22

Used to convert serial data
into parallel data

SIPO

serial to Parallel
Converter




1011

→ Shift Right data

clk	Q ₃	Q ₂	Q ₁	Q ₀
Initially	0	0	0	0
↑	1	0	0	0
↑	1	1	0	0
↑	0	1	1	0
↑	1	0	1	1

- Disadvantage of SISO
can be easily overcome
by SIPO, where we didn't
need additional $n-1$
clocks to get o/p.



O/p:- Q₃ Q₂ Q₁ Q₀


- We need n clock for storing data
- 1 clock for use of data
- n clock for total processing

In SISO

$\frac{n}{n-1} = \text{use of data}$

$\frac{n}{n-1}$

$\frac{n}{n}$




- There are two basic tasks of PISO

- ① Load parallel data
- ② Shift loaded data at o/p serially.

But we have to do it serially

- It operates in two modes

- ① Load Mode = 0 \Rightarrow parallel data loading
shift = Active high
Load = Active low
- ② Shift Mode = 1 terminal





if shift/load = 0, \Rightarrow Data will directly load.
= 1 \Rightarrow Data will shift.

We need

- 1 clock to load data
- $(n-1)$ clock to used data


n clock is used for total processing.

PIPO



Input \rightarrow o/p
Buffer register.

we have to give
before
clock
(+ve edge)




- we need 1 clock to store data
- 0 clock to read use the data
- 1 clock is used for total processing.

Bidirectional Shift Register / Universal \Rightarrow Not taught

Example
based on


Q1- shift register

A six-bits serial in parallel out shift register, If initial data of shift register is 110101. Then find o/p of shift register after 3 clocks.



CLK	i/p	Q_A	Q_B	Q_C	Q_D	Q_E	Q_F
0	-	1	1	0	1	0	1
1	$1 \rightarrow$	1	1	1	0	1	0
2	$1 \rightarrow$	1	1	1	1	0	0
3	$1 \rightarrow$	1	1	1	1	1	0

Q2. The initial content of a 4-bit serial in parallel shift register is 0110.
 After 4 clock pulses, Content of shift register is.



CLK In D₀ D₁ D₂ D₃


0	-	0	1	1	0
1	-	1	0	1	1
2	-	0	1	0	1
3	-	1	0	1	0
4	-	1	1	0	1

Content after 4th clock

28/4/22


Moore state Machine and its Examples

we don't have don't care conditions in Moore either dash/0/1



- Output y only depends on present state of machine
- Next state of Moore machine depends on present state and $i/p x$.

$$\begin{aligned} S_0 &= 00 \\ S_1 &= 01 \\ S_2 &= 10 \end{aligned}$$



As y only depends on present state of m/c, so o/p is written along with the state

Example Question
 This diagram will be mentioned in the question itself

- In Moore state machine (diageam) along with state o/p should be mentioned as o/p depends on only present state.

	A	B	x	A [†]	B [†]	y
S ₀	0	0	0	0	0	0
S ₁	0	1	1	0	1	0
S ₂	1	0	0	1	0	0
	1	0	1	0	0	1
	1	1	0	—	—	—
	1	1	1	—	—	—

k-map

	AB	$\bar{A}\bar{B}$	$\bar{A}B$	AB	$A\bar{B}$
\bar{x}	0	1	—	0	
x	0	0	—	0	


$$A^{\dagger} = \bar{A}B\bar{x}$$

	0	0	—	0
\bar{x}	0	1	—	0
x	1	0	—	0


$$B^{\dagger} = \bar{A}x$$

	0	0	—	1
\bar{x}	0	0	—	1
x	0	0	—	1


$$y = A\bar{B}$$



Mealy state Machine and its Examples



- In Mealy state machine o/p depends on present state and input
- In this next state depends on present states and i/p.



	A	B	α	A^+	B^+	y
S_0	0	0		0	0	0
S_1	0	1		0	1	0
S_2	1	0		1	0	0
	0	1	0	0	1	1
	0	1	1	0	1	0
	1	0	0	0	0	0
	1	0	1	0	0	1
	1	1	0	X	X	X
	1	1	1	X	X	X

K-MAP

		AB	$\bar{A}\bar{B}$	$\bar{A}B$	AB	$A\bar{B}$
		0	1	x	0	0
		0	0	x	0	0
		0	1	x	0	0

A^+

	0	0	x	0
	1	1	x	0
	1	1	x	0

$$A^+ = B\bar{x}$$


$$B^+ = \bar{A}x$$

y

		AB	$\bar{A}\bar{B}$	$\bar{A}B$	AB	$A\bar{B}$
		0	1	x	0	0
		0	0	x	1	0
		0	1	x	0	0

$$Y = B\bar{x} + A\bar{x}$$

Circuit Diagram



Comparison of Moore and mealy state machines

- o/p of mealy state machine depends on i/p + present state while in moore state machine depends on only present state
- Moore state machine is comparatively safer than mealy state machine.
- O/p of moore state machine [changes with clock], o/p will change wrt i/p & clk while with mealy state machine

- Mealy state machine is much faster than moore state machine

Synchronous - Moore

Asynchronous - Mealy.

Q. Does we need synchronous or Asynchronous ?

How to choose btw moore & Mealy :

↳ Does we need synchronous or Asynchronous machine ?
↓ ↓
Moore Mealy

speed ?

(i) Mealy-speed is much faster than Moore .

(ii) Are i/p's and present state is readily available ?

ROM - Read only Memory :-

ready - Mealy

unready - Moore

- ROM is non-volatile memory

- When power is OFF, digital data of memory will stay stored in it .

ROM structure = Decoder + Programmable OR gates
= AND (fixed) + OR (programmable)

- Size of ROM = $2^x \times y$

x = no. of inputs

y = no. of outputs

Ex: If i/p is 8 and Y(o/p) is 4 .

$$\text{Size} = 2^8 \times 4$$

$$= 2^{10} = 1024 \text{ bits}$$

$$= \left(\frac{1024}{8}\right) \text{ bytes}$$

$$= 128 \text{ bytes}$$

PLA (Programmable Logic Array)

- It is fixed architecture logic device which have programmable AND and programmable OR gates

A	B	C	y_1, y_2	fixed AND programmable OR
0	0	0	0 0	
0	0	1	0 0	
0	1	0	1 1	
0	1	1	0 0	
1	0	0	1 0	
1	0	1	0 1	
1	1	0	0 0	
1	1	1	1 1	

Steps to program PLA :-

Step 1: Find Boolean function from the given table

y_1, AB	
C	
0	1 0
0	0 1

y_2	
0	1 0 0
0	0 1 1

$$y_1 = \bar{A}B\bar{C} + A\bar{B}\bar{C} + ABC \\ = (A \oplus B)\bar{C} + ABC$$


$$y_2 = \bar{A}B\bar{C} + AC$$

Step-2 Identify no. of input buffers.


We have three input variables, so we need 3 buffers.

Step-3: Implementation of boolean function

in PLA



Programmable AND gates



Programmable OR gates

PAL (Programmable Array Logic)

- It is no most commonly used PLAD (Programmable logic device) q/5
- It has programmable AND gate and fixed OR gates

$$x = \Sigma m(2, 3, 6, 7)$$


$$y = \Sigma m(0, 2, 3, 5)$$

$$z = \Sigma m(1, 6, 7)$$


- Structure is simple than PLA

- It has issues regarding flexibility more connections due to fixed OR gates, but it has fixed symbol structures. Here we need to program only programmable


AND, but there we have to program both



$$x = B$$




$$y = \bar{A}\bar{C} + \bar{A}\bar{B} + \bar{A}\bar{B}\bar{C}$$



$$z = AB + \bar{A}\bar{B}\bar{C}$$

i/p buffers.



- As it is fixed OR

gates, with x

3 programmable AND gates are connected like this with y next 3 and remaining three with z.