

2/17/22

Module 1

Result = carry * base + remainder

$$\begin{array}{r} (\text{A F 2})_{16} \\ (\text{3 5 C})_{16} \\ \hline \text{E 4 E} \end{array}$$

$$\begin{array}{l} A=10 \\ B=11 \\ C=12 \\ D=13 \\ E=14 \\ F=15 \end{array}$$

$$14 = 0 \times 16 + 14$$

$$20 = 1 \times 16 + 4$$

$$14 = 0 \times 16 + 14$$

highest digit
in any number system = base - 1

$$\begin{array}{r} (\text{1 F C D})_{16} \\ (\text{3 A 2 B})_{16} \\ (\text{1 2 3 A})_{16} \\ \hline \text{7 C 3 2} \end{array}$$

$$\begin{array}{l} 34 = 2 \times 16 + 2 \\ 19 = 1 \times 16 + 3 \\ 28 = 1 \times 16 + 12 \\ 7 = 0 \times 16 + 7 \end{array}$$

HW

$$\begin{array}{r} (\text{1 F 2 E})_{16} \\ (\text{2 F 3 1})_{16} \\ (\text{3 C 2 A})_{16} \\ \hline \text{8 A 8 9} \end{array}$$

$$\begin{array}{l} 25 = 1 \times 16 + 9 \\ 342 = 2 \times 16 + 10 \end{array}$$

Binary Addition

$$\begin{array}{r} 0\ 1\ 1\ 1\ 0 \\ 1\ 0\ 1\ 1\ 0 \\ 1\ 0\ 1\ 1 \\ \hline 1\ 1\ 1\ 0\ 1 \end{array}$$

$$1 = 0 \times 2 + 1$$

$$3 = 1 \times 2 + 1$$

$$4 = 2 \times 2 + 0$$

$$3 = 1 \times 2 + 1$$

$$3 = 1 \times 2 + 1$$

HW

$$\begin{array}{r} 1\ 1\ 1\ 1 \\ 1\ 1\ 1\ 0\ 1 \\ 1\ 0\ 1\ 1\ 1 \\ 1\ 0\ 1\ 0\ 1 \\ \hline 1\ 0\ 1\ 0\ 0\ 0\ 1 \end{array}$$

Octal addition

$$\textcircled{1} \quad \begin{array}{r} 2 \\ 3 \ 4 \ 6 \ 1 \\ 2 \ 6 \ 7 \ 1 \\ \hline 6 \ 7 \ 6 \ 7 \\ \hline 1 \ 5 \ 3 \ 4 \ 1 \end{array} \quad \begin{array}{l} 20 = 2 \times 8 + 4 \\ 19 = 2 \times 8 + 3 \\ 13 = 1 \times 8 + 5 \end{array}$$

HW $\textcircled{2}$

$$\begin{array}{r} 2 \\ 2 \ 4 \ 3 \ 1 \\ 3 \ 7 \ 6 \ 3 \\ 7 \ 7 \ 7 \ 6 \\ \hline 1 \ 6 \ 4 \ 1 \ 2 \end{array}$$

Subtraction:

Decimal no. system

$$\textcircled{1} \quad \begin{array}{r} 2^{10} \\ 7 \ 3 \times 2 \ 1 \ 2 \\ 1 \ 2 \ 9 \ 7 \\ \hline 6 \ 2 \ 0 \ 1 \ 5 \end{array}$$

Bi Hexadecimal subtraction

$$\textcircled{1} \quad \begin{array}{r} E^{B+16} C^{C+16} \\ F \ D \ D \ D^{D+16} \\ 2 \ F \ E \ E \\ \hline C \ C \ E \ F \end{array} \quad \begin{array}{l} 13+16-14=15 \\ 12+16-14=14 \\ 11+16-15=12 \end{array}$$

HW $\textcircled{2}$

$$\begin{array}{r} 2^{16} 0^{16} C^{C+16} \\ 3 \ A \times D \\ 1 \ 9 \ 5 \ D \\ \hline 1 \ 6 \ 9 \ F \end{array}$$

Binary subtraction

$$\textcircled{1} \quad \begin{array}{r} 1 \ 0 \ 0 \ 1 \ 0 \ 2 \\ - 1 \ 0 \ 0 \ 1 \ 1 \\ \hline 0 \ 0 \ 0 \ 1 \ 1 \end{array}$$

HW $\textcircled{2}$

$$\begin{array}{r} 0 \ 1 \ 1 \ 1 \ 0 \ 2 \\ 1 \ 0 \ 0 \ 0 \ 0 \ 0 \\ 1 \ 0 \ 1 \ 0 \ 1 \ 1 \\ \hline 0 \ 0 \ 1 \ 1 \ 0 \ 1 \end{array}$$

Octal Subtraction

$$\textcircled{1} \quad \begin{array}{r} \text{5} \cancel{\text{8}} \text{1} + \text{8} \cancel{\text{4}} \cancel{\text{8}} \\ \text{2} \cancel{\text{3}} \text{6} \cancel{\text{2}} \text{8} \times \cancel{\text{9}} \\ \hline \text{2} \cancel{\text{9}} \text{6} \cancel{\text{7}} \text{6} \\ \hline \text{0} \text{6} \text{3} \text{5} \text{3} \end{array} \quad (1+8)$$

HW

$$\textcircled{2} \quad \begin{array}{r} \text{8} \cancel{\text{9}} \text{1} \text{0} \\ \text{3} \cancel{\text{4}} \text{1} \text{2} \cancel{\text{8}} \times \cancel{\text{9}} \\ \hline \text{2} \cancel{\text{6}} \text{7} \text{4} \text{6} \\ \hline \text{1} \text{2} \text{2} \text{6} \text{3} \end{array}$$

Multiplication :-

$$\begin{array}{r} (567)_8 \\ \times (36)_8 \\ \hline 4312 \\ 2145 \\ \hline 25762 \end{array} \quad \begin{array}{l} 6 \times 7 = 42 = 5 \times 8 + 2 \\ 6 \times 6 = 36 = 5 \times 8 + 6 \\ = 40 = 5 \times 8 + 1 \\ 6 \times 5 = 30 = 5 \times 8 + 0 \\ = 35 = 4 \times 8 + 3 \end{array}$$

$$\begin{array}{l} 3 \times 7 = 21 = 2 \times 8 + 5 \\ 3 \times 6 = 18 = 2 \times 8 + 2 \\ 20 = 2 \times 8 + 4 \\ 3 \times 5 = 15 = 2 \times 8 + 3 \\ = 17 = 2 \times 8 + 1 \end{array}$$

Binary multiplication

$$\textcircled{1} \quad \begin{array}{r} (10110)_2 \\ \times (110)_2 \\ \hline 00000 \\ 10110 \\ \underline{01110} \\ \hline (10000100)_2 \end{array}$$

HW

$$\textcircled{2} \quad \begin{array}{r} (110110)_2 \\ \times (110)_2 \\ \hline 110110 \\ 000000 \\ 110110 \\ \hline 101011110 \end{array}$$

Decimal to Binary Conversion

$$\textcircled{1} \quad (231.25)_{10} \rightarrow (?)_2$$

$$\begin{array}{r} 231 \\ 2 \overline{(115)} \\ 2 \overline{(57)} \\ 2 \overline{(28)} \\ 2 \overline{(14)} \\ 2 \overline{(7)} \\ 2 \overline{(3)} \\ 2 \overline{(1)} \\ 0 \end{array}$$

$$(011100111)_2$$

$$(231.25)_{10} \rightarrow (011100111.01)_2$$

$$\begin{array}{r} 0.25 \times 2 = \overbrace{0.50}^0 \downarrow \\ 0.5 \times 2 = \overbrace{1.0}^1 \\ 0.0 \times 2 = 0 \\ (0.01)_2 \end{array}$$

$$\textcircled{2} \quad (612.4)_{10} \rightarrow ()_2$$

$$\begin{array}{r} 2(612 \\ 2(306-0 \\ 2(153-0 \\ 2(76-1 \\ 2(38-0 \\ 2(19-0 \\ 2(9-1 \\ 2(4-1 \\ 2(2-0 \\ 2(1-0 \\ 2(0-1 \end{array}$$

$$(1001100100)_2$$

$$\begin{aligned} 0.4 \times 2 &= 0.8 & 0 \\ 0.8 \times 2 &= 1.6 & 1 \\ 0.6 \times 2 &= 1.2 & 1 \\ 0.2 \times 2 &= 0.4 & 0 \end{aligned}$$

(repeat again)

$$(0.0110)_2$$

$$(612.4)_{10} \rightarrow (1001100100.0110)_2$$

Decimal to Hexadecimal conversion

$$\textcircled{1} \quad (19628.2)_{10} \rightarrow ()_{16}$$

$$\begin{array}{r} 16(19628 \\ 196(1226-12 \\ 16(76-10 \\ 16(4-12 \\ .0-4 \end{array} \quad (4CAC)_{16} \quad (4CAC.33)_{16}$$

$$\begin{aligned} 0.2 \times 16 &= 3.2 & 3 \\ 0.2 \times 16 &= 3.2 & 3 \end{aligned}$$

↓

$$(0.33)_{16}$$

$$\textcircled{2} \quad (76293.125)_{10} \rightarrow ()_{16}$$

Decimal to Octal

$$\textcircled{1} \quad (3952.4)_{10} \rightarrow ()_8$$

$$\begin{array}{r} 8(3952 \\ 8(494-0 \\ 8(61-6 \\ 8(7-5 \end{array} \quad (7560)_8$$

$$\begin{aligned} 0.4 \times 8 &= 3.2 & 3 \\ 0.2 \times 8 &= 1.6 & 1 \\ 0.6 \times 8 &= 4.8 & 4 \\ 0.8 \times 8 &= 6.4 & 6 \\ 0.4 \times 8 &= 1 & 1 \end{aligned}$$

(repeat)

$$(7560.3146)_8$$

$$\textcircled{2} \quad (3ACB.AB)_{16} \rightarrow ()_{10}$$

$$\textcircled{3} \quad (3765.65)_8 \rightarrow ()_{10}$$

$$(3ACB.AB)_{16}$$

$$\begin{aligned} &= 3 \times 16^3 + A \times 16^2 + C \times 16 + B \times 16 \\ &\quad + A \times 16^{-1} + B \times 16^{-2} \end{aligned}$$

HW ④ $(4561.35)_8 \rightarrow (\)_{10}$

HW ⑤ $(11011.1011)_2 \rightarrow (\)_{10}$

Hexadecimal to Binary to Octal

① $(5ACD.BB)_{16} \rightarrow (\)_2 \rightarrow (\)_8$

$$\begin{array}{c} 5 \ A \ C \ D. \ B \ B \\ (0101 \ 1010 \ 1100 \ 1101. \ 1011 \ 1011)_2 \\ \boxed{0} \boxed{1} \boxed{0} \boxed{1} \boxed{0} \boxed{0} \boxed{1} \boxed{0} \cdot \boxed{1} \boxed{0} \boxed{1} \boxed{1} \boxed{0} \boxed{1} \end{array}$$

$$(5 \ 5 \ 3 \ 1 \ 5. \ 5 \ 6)_8$$

HW ② $(3ABC.AC)_{16} \rightarrow (\)_2 \rightarrow (\)_8$

HW ③ $(0110111011.101101)_2 \rightarrow (\)_8 \rightarrow (\)_{16} \rightarrow (\text{pair up 4 digits each})$

\downarrow

$(\text{pair up 3 digits each})$

18/01/2022.

① $(3716.563)_8 \rightarrow (\)_2 \rightarrow (\)_{16}$

3 7 16. 5 6 3

• 1011 100 •

$$\begin{array}{c} (011 \ 111 \ 001 \ 110. \ 101 \ 110 \ 011)_2 \\ \boxed{0} \boxed{1} \boxed{1} \ \boxed{1} \boxed{1} \boxed{0} \boxed{0} \ \boxed{1} \boxed{1} \ \boxed{1} \boxed{0} \ \boxed{0} \ \boxed{1} \boxed{1} \ \boxed{0} \boxed{1} \\ \downarrow \quad \downarrow \\ 7 \ 12 \ 14 \ 11 \ 9 \ 8 \end{array}$$

take extra zeroes

$$(7CE.B98)_{16}$$

② $(5ACD.BB)_{16} \rightarrow (\)_2 \rightarrow (\)_8$

$$\begin{array}{c} 5 \ A \ C \ D. \ B \ B \\ (0101 \ 1010 \ 1100 \ 1101. \ 1011 \ 1011)_2 \end{array}$$

$$0 \begin{array}{|c|c|c|c|c|c|c|c|} \hline & 0 & 1 & 0 & 1 & 0 & 1 & 0 \\ \hline \end{array} \begin{array}{|c|c|c|c|c|c|c|c|} \hline & 0 & 0 & 1 & 1 & 0 & 1 & 0 \\ \hline \end{array} \begin{array}{|c|c|c|c|c|c|c|c|} \hline & 1 & 0 & 1 & 1 & 0 & 1 & 0 \\ \hline \end{array}$$

5 5 3 1 5 5 6 6

$$(55315.566)_8$$

Conversions

$$\textcircled{1} \quad (327)_8 \rightarrow (\quad)_5$$

$\downarrow () \uparrow$
 $\downarrow 10$

$$327_8 = 7 \cdot 16 + 192 = (215)_{10}$$

$$\begin{array}{r} 5 \underline{(215)} \\ 5 \underline{(43-0)} \\ 5 \underline{(8-3)} = (1330)_5 \\ 5 \underline{(1-3)} \\ 0-1 \end{array}$$

$$\textcircled{2} \quad (1233)_4 \rightarrow (\quad)_3$$

$$1233_4 = 2 + 12 + 48 + 128 + 256 = (446)_{10}$$

$$\begin{array}{r} 13 \underline{(446)} \\ 3 \underline{(148-2)} \\ 3 \underline{(49-1)} = (121112)_3 \\ 3 \underline{(16-1)} \\ 3 \underline{(5-1)} \\ 1-2 \end{array}$$

HW
③ $(5621)_7 \rightarrow (\quad)_9$

Complements:

1's & 2's, 3's & 4's, 5's & 6's, 7's & 8's, 9's & 10's, 11's & 12's,
13's & 14's, 15's & 16's complements.

1's & 2's

$$\textcircled{1} \quad (110101)_2$$

$001010 \rightarrow 1's \text{ complement}$

$+ 1$

$\overline{001011} \rightarrow 2's \text{ complement}$

$$\textcircled{2} \quad (1011010)_2$$

$0100101 \rightarrow 1's$

$+ 1$

$\overline{0100110} \rightarrow 2's$

7's & 8's

$$\textcircled{1} \quad (67123)_8 \xrightarrow{\sim_{0\text{to}X}}$$

7 7 7 7 7

- 6 7 1 2 3

1 0 6 5 4 → 7's complement

+ 1
1 0 6 5 5

HW \rightarrow 8's complement

$$\textcircled{2} \quad (235400)_8 \xrightarrow{\sim_{0\text{to}X}}$$

7 7 7 7 7

- 2 3 5 4 0 0

5 4 2 3 2 7 → 7's complement

+ 1 . 1
5 4 2 3 0 8 → 8's complement

9's & 10's

$$\textcircled{1} \quad (169700)_{10} \xrightarrow{\sim_{0\text{to}A}}$$

9 9 9 9 9

1 6 9 7 0 0

8 3 0 2 9 9 → 9's complement

+ 1
8 3 0 3 0 0 → 10's complement

15's & 16's

$$\textcircled{1} \quad (ABCDE)_{16} \xrightarrow{\sim_{0\text{to}15}}$$

15 15 15 15 15

2 B C D E

D 4 3 2 1 → 15's complement

+ 1
D 4 3 2 2 → 16's complement

Binary Subtraction using 1's complement

$$A - B \rightarrow A + (-B) = y$$

- In Addition if carry is 1, then add +1 with your y, Answer will be positive.

- If carry is 0, Answer is negative

① $(1011)_2 - (0101)_2$

A = 1011

B = 0101

$\swarrow 1010 \rightarrow$ 1's complement

$y = A + (-B)$

$$\begin{array}{r} & 1011 \\ \text{Carry} & \swarrow \\ & 1010 \\ (+ve) & \circlearrowleft \\ (1010) & \underline{-} 0101 \\ +, 1 & \hline 0110 \end{array}$$

Final answer = 0110

② $(0110)_2 - (1010)_2$

A = 0110

B = 1010 \swarrow 0101

$$\begin{array}{r} 0110 \\ 0101 \\ \hline 1011 \end{array}$$

no carry
(-ve)

Final answer = 1's complement of 1011
= -(0100)

HW ③ $(1110)_2 - (0110)_2$

HW ④ $(0111)_2 - (1001)_2$

Binary subtraction using 2's complement

$A - B = y = A + (-B)$

\swarrow 2's complement

Carry is 1 \rightarrow +ve number & neglect carry

Carry is 0 \rightarrow -ve number

A = 1001

B = 0101 \rightarrow 1011 (2's complement)

$$\begin{array}{r} & 1001 \\ \text{Carry} & \swarrow \\ & 1011 \\ (+ve) & \circlearrowleft \\ (1011) & \underline{-} 0100 \end{array}$$

Final answer = 0100

$$\textcircled{2} \quad (0110)_2 - (1010)_2$$

$$A = 0110$$

$$B = 1010$$

$\rightarrow 0110$ (2's complement)

$$\begin{array}{r} 0110 \\ 1010 \\ \hline 1100 \end{array}$$

no carry
(-ve)

Final answer = 2's complement of 1100

$$= \begin{array}{r} 0011 \\ 111 \\ \hline 0100 \end{array}$$

HW $\textcircled{3} \quad (1000)_2 - (1010)_2$

HW $\textcircled{4} \quad (1101)_2 - (0111)_2$

19/1/22

Classification of codes :

1) Weighted codes :

Each position is having fixed value in weighted codes.

Ex:- Binary, 8421, 2421

$$\begin{array}{cccc} a_3 & a_2 & a_1 & a_0 \\ \uparrow & \uparrow & \uparrow & \uparrow \\ 8 & 4 & 2 & 1 \end{array} \quad \begin{array}{ccc} b_3 & b_2 & b_1 & b_0 \\ 1 & 1 & 1 & 1 \\ 2 & 4 & 2 & 1 \end{array}$$

Position is defined.

2) Non-weighted codes :

It doesn't have any fixed value

Ex:- Gray code, xs-3

3) Reflective code :

Self complementary code

Ex:- 9 complement is 0

8 complement is 1

7 complement is 2

6 complement is 3

5 complement is 4

Decimal \$ 2421

0	→ 0000
1	→ 0001
2	→ 0010
3	→ 0011
4	→ 0100
5	→ 0101
6	→ 0110
7	→ 0111
8	→ 1000
9	→ 1001

5 can
also be written as
2921
0101
4+1=5

4) Sequential code :

Next data will be incremented by 1

Ex:- Binary, XS-3, 8421.

5) Alpha numeric code :

ASCII

American standard code for Information interchange

6) Error correcting code or Detecting code :

Hamming code, cyclic code

BCD (Binary Code Decimal)

In this case, each decimal digit are separated by 4 digits
bits binary code

↳ 4 bits = nibble

- As in decimal digit are ranging from 0 to 9, we will represent 1 nibble by BCD code.

<u>Decimal</u>	<u>BCD</u>	
0	0000	8 → 1000
1	0001	9 → 1001
2	0010	
3	0011	
4	0100	
5	0101	
6	0110	
7	0111	

BCD
code of
decimal
digit

Conversion of BCD from decimal

D) $(149)_{10} \rightarrow (\)_{BCD}$

$$\begin{array}{c} 149 \\ (0001\ 0100\ 1001)_{BCD} \end{array}$$

2) $(638)_{10} \rightarrow (0110\ 0011\ 1000)_{BCD}$

3) $(378)_{10} \rightarrow (0011\ 0111\ 1000)_{BCD}$

Conversion of BCD to decimal

① $(10100)_{BCD} \rightarrow (\)_{10}$

$$\begin{array}{c} \text{extra } 00101000 \\ \text{zeros } \boxed{} \boxed{10} \boxed{1000} \\ (14)_{10} \end{array}$$

② $(1000100101)_{BCD}$

$$\begin{array}{c} = 001000100101 \\ = \boxed{00} \boxed{10} \boxed{0010} \boxed{0101} \\ = (225)_{10} \end{array}$$

Comparison of Binary & BCD code

<u>Decimal</u>	<u>Binary</u>	<u>BCD</u>
$(15)_{10}$	$(1111)_2$	$(0001\ 0101)_{BCD}$

BCD is less efficient than binary

more bits are required to represent BCD.

Homework

① Represent the following decimal into BCD

1) $(37)_{10} -$

2) $(27)_{10}$

3) $(141)_{10}$.

a) Represent following BCD into decimal

① 010011

② 10110110010101

③ 1011010110.

BCD Addition

Rules :-

- 1) If nibble to nibble carry is 1 then add 0110 to that nibble.
- 2) If addition of nibble with nibble is greater than ≥ 9 then add 0110 to the nibble.

① $(8)_{10} + (7)_{10} = (?)_{10}$

$$\begin{array}{r} 1000 \\ 0111 \\ \hline 1111 > 9 \\ + 0110 \\ \hline 10101 \end{array}$$

extra $\underbrace{0001}_{1} \underbrace{0101}_{5} = (15)_{10}$

② $(9)_{10} + (8)_{10} = (?)_{10}$

$$\begin{array}{r} 1001 \\ 1000 \\ \hline 0001 \\ \text{Carry} \\ 0110 \\ \hline 10111 \end{array}$$

extra $\underbrace{0001}_{1} \underbrace{0111}_{7} = (17)_{10}$

③ $(89)_{10} + (79)_{10} = (?)_{10}$

$$\begin{array}{r} 1000 \ 1001 \\ 0111 \ 1001 \\ \hline 10000 \ 0010 \\ 0110 \ 0110 \\ \hline \text{extra} \quad \underbrace{0001}_{1} \underbrace{0110}_{1} \underbrace{1000}_{1} \end{array} \Rightarrow (168)_{10}$$

$$\textcircled{4} \quad (279)_{10} + (789)_{10} = ?$$

$$\begin{array}{r}
 0010\ 0111\ 1001 \\
 0111\ 1000\ 1001 \\
 \hline
 1010\ 0000\ 0010 \\
 \text{extra } \underline{0110\ 0110\ 0110} \\
 \underline{\begin{array}{c} 000 \\ 1000 \\ 0110 \\ 1000 \end{array}} \quad \underline{\begin{array}{c} 1 \\ 0 \\ 6 \\ 8 \end{array}}
 \end{array}$$

$(1068)_{10}$

$$\textcircled{5} \quad \begin{array}{r} 279 \\ + 781 \\ \hline \end{array}$$

$$\begin{array}{r}
 0010\ 0111\ 1001 \\
 0111\ 1000\ 0001 \\
 \hline
 1001\ 1111\ 1010 \\
 \text{extra } \underline{\begin{array}{c} 9 \\ 15 \\ 10 \end{array}}
 \end{array}$$

$$\begin{array}{r}
 1001\ 1111\ 1010 \\
 0000\ 0110\ 0110 \\
 \hline
 \underline{\begin{array}{c} 10 \\ 6 \\ 0 \end{array}}
 \end{array}$$

106.

if second time we got > 9
then we don't need to consider nibble to nibble carry

$$\textcircled{6} \quad (189)_{10} + (265)_{10}$$

$$\textcircled{7} \quad (542)_{10} + (688)_{10}$$



$$\begin{array}{r}
 0111\ 0100\ 0010 \\
 0110\ 1000\ 1000 \\
 \hline
 \underline{\begin{array}{c} 1 \\ 1 \end{array}} \quad \underline{\begin{array}{c} 1 \\ 1 \end{array}} \quad \underline{\begin{array}{c} 1 \\ 1 \end{array}} \\
 1101\ 1100\ 1010 \\
 0110\ 0110\ 0110 \\
 \hline
 \underline{\begin{array}{c} 1 \\ 1 \\ 1 \end{array}} \quad \underline{\begin{array}{c} 0 \\ 1 \\ 1 \end{array}} \quad \underline{\begin{array}{c} 0 \\ 1 \\ 0 \end{array}}
 \end{array}$$

1 4 3 0

$$\begin{array}{r}
 0001\ 1000\ 1001 \\
 0010\ 0110\ 0101 \\
 \hline
 0011\ 1110\ 1110 \\
 \text{extra } \underline{\begin{array}{c} 1 \\ 1 \\ 1 \end{array}} \quad \underline{\begin{array}{c} 0 \\ 1 \\ 1 \end{array}} \quad \underline{\begin{array}{c} 0 \\ 1 \\ 0 \end{array}} \\
 \underline{\begin{array}{c} 0 \\ 1 \\ 0 \end{array}} \quad \underline{\begin{array}{c} 0 \\ 1 \\ 0 \end{array}} \quad \underline{\begin{array}{c} 0 \\ 1 \\ 0 \end{array}}
 \end{array}$$

4 5 4

Binary to BCD conversion

For any number system to BCD conversion, First we had to convert given no. system into decimal then we convert system decimal into BCD code

Binary \rightarrow C) \rightarrow BCD

① $(110011001)_2 \rightarrow C)_{BCD}$

$$\begin{array}{ccccccc} 1 & 1 & 0 & 0 & 1 & 1 & 0 & 0 & 1 \\ 2^8 & 2^7 & 2^6 & 2^5 & 2^4 & 2^3 & 2^2 & 2^1 & 2^0 \\ 256 & 128 & 64 & 32 & 16 & 8 & 4 & 2 & 1 \\ \downarrow & \downarrow \\ 0100 & 0000 & 1001 \end{array} = (409)_{10} = (0100\ 0000\ 1001)_{BCD}$$

② (11011101100.0101)

$$\begin{array}{ccccccccc} 1 & 1 & 0 & 1 & 1 & 1 & 0 & 1 & 1 & 0 & 0 & 1 & 0 & 1 \\ 2^{10} & 2^9 & 2^8 & 2^7 & 2^6 & 2^5 & 2^4 & 2^3 & 2^2 & 2^1 & 2^0 & 2^{-1} & 2^{-2} \\ \downarrow & \downarrow \\ 1972 & 3125 & 2048 & 1024 & 512 & 256 & 128 & 64 & 32 & 16 & 8 & 4 & 2 & 1 \end{array} = (1972.3125)_{10}$$

$$(0001\ 0111\ 0111\ 0010, 0011\ 0000\ 1001\ 0101)_2$$

③ $(1101101)_2$

④ $(101010110)_2$

⑤ $(762.6)_8$

BCD to binary

$$C)_{10}$$

⑥ $0010\ 1001\ 0010$

$$\underbrace{\quad}_2 \underbrace{\quad}_1 \underbrace{\quad}_2 = (292)_{10}$$

$$2(292)$$

$$2(146-0)$$

$$2(73-0)$$

$$2(36-1)$$

$$2(18-0)$$

$$2(9-0)$$

$$2(4-1)$$

$$2(2-0)$$

$$1-0$$

$$= (100100100)_2$$

⑦ $0101\ 1000\ 1001$

$$(1001001101)_2$$

$$2(589)$$

$$2(294-1)$$

$$2(147-0)$$

$$2(73-1)$$

$$2(36-1)$$

$$2(18-0)$$

$$2(9-0)$$

$$2(4-1)$$

$$2(2-0)$$

$$1-0$$

$$③ (1010110)_{BCD} \rightarrow ()_2 \quad \{ \text{HW}$$

$$④ (10110100)_{BCD} \rightarrow ()_2 \quad \{ \text{HW}$$

21/1/22

2421 BCD code

↳ weightage code

- BCD code { 3 }

- Sometimes it is referred as $\overbrace{2^3-4-2-1}$ code

we have to give higher priority to lower bits and lower priority to higher one

Decimal $\overbrace{2^3-4-2-1}$ code

0	0 0 0 0
1	0 0 0 1
2	0 0 1 0
3	0 0 1 1
4	0 1 0 0
5	0 1 0 1
6	0 1 1 0
7	0 1 1 1
8	1 1 1 0
9	1 1 1 1

Not self complementary

0	<u>2421</u>
1	0 0 0 0
2	0 0 0 1
3	0 0 1 0
4	0 1 0 0
5	1 0 1 1
6	1 1 0 0
7	1 1 0 1
8	1 1 1 0
9	1 1 1 1

Self complementary

Here after 4

we are giving higher priority to higher bits

We are writing the bits in order to satisfy the assumptions

BCD codes

7421 5421 3321 8421 7421

which is self complementing and which is not

$\begin{array}{r} 7 \ 4 \ 2 \ 1 \\ | \ | \ | \ | \\ w_0 \ w_1 \ w_2 \ w_3 \end{array}$

$w_0 + w_1 + w_2 + w_3 = 9$ then self complementary

$$7+4+2+1 = 14 \neq 9$$

$$3+3+2+1 = 9$$

$$8+4-2-1 = 9$$

$$7+4-2-1 = 8 \neq 9$$

$$5+4+2+1 = 12 \neq 9$$

3321, 8421 are self complementary

7421, 5421, 7421 are not self complementary

H.W

① Convert $(145)_{10}$ to 2421 code $\equiv (0001\ 0100\ 1011)_{2421}$

② $(0100\ 0100\ 1110)_{2421}$ to $()_{10} \equiv (4\ 4\ 8)_{10}$.

Excess code (Xs^3)

To have a basic conversion of Decimal to Xs^3

i) Decimal No \rightarrow BCD $\xrightarrow{\text{Add}} Xs^3$

Eg: $4 \rightarrow 0100 \xrightarrow{0011} 0111 \xrightarrow{Xs^3 \text{ binary}}$

Decimal No	8421	Xs^3 \rightarrow always unweighted
0	0000	$0 = 0011_3$
1	0001	$1 = 0100_4$
2	0010	$2 = 0101_5$ \rightarrow self complementary.
3	0011	$3 = 0110_6$
4	0100	$4 = 0111_7$
5	0101	$5 = 1000_8$ $\xrightarrow[Xs^3]{+3} (6)_8 \xrightarrow[Xs^3]{+3} (9)_9 \quad 10$
6	0110	$6 = 1001_9$
7	0111	$7 = 1010_{10}$
8	1000	$8 = 1001011_{11}$
9	1001	$9 = 1100_{12}$

Conversion of decimal no. in Xs^3 code

① $(36)_{10} - (0011\ 0110)_{8421} - \text{Add } 0011 = (0110\ 1001)_{Xs^3}$

$$\begin{array}{r}
 0011\ 0110 \\
 0011\ 0011 \\
 \hline
 0110\ 1001
 \end{array}$$

$$\textcircled{2} \quad (395)_{10} = \begin{array}{r} 0011 \ 1001 \ 0101 \\ + 0011 \ 0011 \ 0011 \\ \hline 0110 \ 1100 \ 1000 \end{array}$$

HW

$$\left. \begin{array}{l} 1) (27)_{10} \\ 2) (452)_{10} \\ 3) (1101011)_2 \end{array} \right\} \text{convert to } \times^3 \text{ code}$$

- C. EX³ x addition (Ex³) Ex³ & X³
 both are same
 excess code
1. Convert given no into Ex³
 2. Add given Ex³ no.
 3. See if there is the carry from nibble-nibble

$$CY = 0 - \text{Add. } 0011$$

$$CY = 0 - \text{subtract } 0011$$

$$\textcircled{1} \quad (3)_{10} + (6)_{10}$$

Step 1

$$\begin{array}{r} (3)_{10} \xrightarrow{\text{8421}} 0011 \xrightarrow{\text{add}} 0110 \\ (6)_{10} \xrightarrow{\text{8421}} 0110 \xrightarrow{\text{0011}} 1001 \end{array}$$

Step 2

$$\begin{array}{r} 0110 \\ 1001 \\ \hline 1111 \end{array}$$

no carry subtract 0011

$$\begin{array}{r} 1111 \\ 0011 \\ \hline 1100 \end{array}$$

$$\textcircled{2} \quad (38)_{10} + (28)_{10}$$

$$(38)_{10} \rightarrow (0011 \ 1000)_{8421} \rightarrow (0110 \ 1011)_{X^3}$$

$$(28)_{10} \rightarrow (0010 \ 1000)_{8421} \rightarrow (0101 \ 1011)_{X^3}$$

$$\begin{array}{r} 0110 \ 1011 \\ 0101 \ 1011 \\ \hline 1000 \ 0110 \\ (-) \ 0011 \ 0011 \\ \hline 1001 \ 1001 \end{array}$$

Identification of self complementary code

9 → 0
8 → 1
7 → 2
6 → 3
5 → 4

So, if weighted code is given (w_3, w_2, w_1, w_0)

$$w_3 + w_2 + w_1 + w_0 = 9 \checkmark \text{self complementary}$$

HN
Check
by sum
of weights
(by writing
codes)

$$\begin{aligned} 7421 &= 7+4+2+1 = 14 \neq 9 \\ 58921 &= 5+9+2+1 = 17 \neq 9 \\ 3321 &= 3+3+2+1 = 9 \\ 8421 &= 8+4+2+1 = 9 \\ 7421 &= 7+4+2+1 = 8 \neq 9 \end{aligned}$$

ASCII code

American standard code for Information Interchange.

- It is 7 bits code
- total 127 different characters we represent by ASCII

→ 0 to 126.

IFS Question

35 → #

36 → \$

37 → %

38 → &

48-57 → 0 to 9 $\{ 48=0, 49=1, 50=2, \dots, 57=9 \}$

65-90 → A to Z $\{ 65=A, \dots, 90=Z \}$

97-122 → a to z $\{ a=97=a, b=98, \dots, z=122 \}$

126 → ~

Q: $(1001101, 1000111, 1100111)_{2} \rightarrow 103$

Find its ASCII code.

G M g M, G, g

③ B C 4

$$B = 66 - 1000010$$

$$C = 67 - 1000011$$

$$4 = 52 - \underline{0110011} \quad 110100$$

HW

- 1) 100111 001111 110111 → convert to ASCII code
- 2) ASCII - 'Bb48'
↳ binary?

Gray code

- Frank Gray
- unweighted code
- reflected binary code
- unit distance code
- It is cyclic code

1 bit GC

<u>b₀</u>
0
1

2 bit Gc

b ₁ , b ₀
0 0
0 1
1 1
1 0

Reflective
Mirror

3 bit GC

b ₂ , b ₁ , b ₀
0 0 0
0 0 1
0 1 1
0 1 0
1 0 1
1 1 0
1 1 1
1 0 0

just last b₂ line will
be complemented

4 bit

b ₃ , b ₂ , b ₁ , b ₀
0 0 0 0
0 0 0 1
0 0 1 1
0 0 1 0
0 1 1 0
0 1 1 1
0 1 0 1
0 1 0 0

SP4 to SP1
15 to 15

SP8 to SP7 RN

RM

1100
1101
1110
1111

RM

Binary to GC

- ① take MSB as it is
 - ② XOR MSB with next bit
 - ③ Repeat ②

$$\begin{array}{cccc} b_3 & b_2 & b_1 & b_0 \\ | & | & | & | \\ G_3 & G_2 & G_1 & G_0 \end{array} \quad \begin{array}{l} G_2 = b_3 \oplus b_2 \\ G_1 = b_2 \oplus b_1 \\ G_0 = b_1 \oplus b_0 \end{array}$$

Convert $(1001100)_2$ to GC

$$\begin{array}{r}
 (10010100) \\
 + 1111111 \\
 \hline
 1001010
 \end{array}
 \quad
 \begin{array}{l}
 1 \oplus 0 = 1 \\
 1 \oplus 1 = 0
 \end{array}$$

- $$② \quad (0100110101)_{\alpha} \text{ to } G_C$$

HW)
1) $(1011010)_2$ - GC
2) $(346)_6$ to GC.

Step 1 - Take MSB as it is

Step 2 - XOR MSB to next bit by Gray code

Step 3- Repeat step 2

$$\begin{array}{cccc}
 g_3 & g_2 & g_1 & g_0 \\
 \downarrow & \downarrow & \downarrow & \downarrow \\
 B_3 & B_2 & B_1 & B_0
 \end{array}
 \quad
 \begin{aligned}
 B_2 &= B_3 \oplus g_2 \\
 F &= g_3 \oplus g_2 \\
 B_1 &= B_2 \oplus g_1 \\
 &= g_3 \oplus g_2 \oplus g_1 \\
 B_0 &= B_1 \oplus g_0
 \end{aligned}$$

Convert 01101011 Gray code = $g_3 \oplus g_2 \oplus g_1 \oplus g_0$.
into binary.

$\begin{array}{cccccc} 0 & 1 & 1 & 0 & 1 & 0 & 1 \\ \downarrow & \nearrow & \downarrow & \nearrow & \downarrow & \nearrow & \downarrow \\ (0 & 1 & 0 & 0 & 1 & 1 & 0 & 1) \end{array}$

$$\textcircled{2} \quad 10110110 \rightarrow \text{GC} \rightarrow B$$

$1 \ 0 \ 1 \ 1 \ 0 \ 1 \ 1 \ 0$
 ↓↓↓↓↓↓↓↓
 $1 \ 1 \ 0 \ 1 \ 1 \ 0 \ 1 \ 1$

Identification of Base and Radix of a given number

$$\textcircled{1} \quad 52/4 \equiv 12$$

$$[5 \times b^1 + 2 \times b^0] = [1 \times b^1 + 2 \times b^0] [4 \times b^0]$$

$$5b^1 + 2b^0 \quad (5b^1 + 2) = (b^1 + 2)4$$

$$\boxed{b^1 = 6}$$

$$\textcircled{2} \quad 24+17=40$$

$$[2 \times b^1 + 4 \times b^0] + [1 \times b^1 + 7 \times b^0] = [4 \times b^1 + 0 \times b^0]$$

$$(2b^1 + 4) + (b^1 + 7) = 4b^1$$

$$2b^{1^2} + 18b^1 + 28 = 4b^1$$

$$2b^{1^2} + 14b^1 + 28 = 0$$

$$b^{1^2} + 7b^1 + 14 = 0$$

$$b^1 = 11$$

$$3b^1 + 11 = 4b^1$$

$$\boxed{11 = b^1}$$

$$\textcircled{3} \quad \sqrt{22} = 6$$

$$\sqrt{2 \times b^1 + 2 \times b^0} = 6 \times b^0$$

$$2b^1 + 2 = 36$$

$$b^1 = 12 \quad | 7$$

we have to take
just real part / not
decimal part

Total bits required to represent a number

i) How many bits required to represent 12 digit octal number.

$$2^n > b^x \quad 12$$

$n \rightarrow$ no. of digits required

$b \rightarrow$ base of number

$x \rightarrow$ power (no. of digits)

$$\log 2^n \geq \log b^n (8^{12})$$

$$n \log 2 \geq 12 \log 8$$

$$n \geq 12 \left(\frac{\log 8}{\log 2} \right)$$

$$\boxed{(n \geq 36)}$$

② 8 bit Hexadecimal

$$2^n \geq 16^8$$

$$n \log_2 \geq 8 \log(16)$$

$$n \geq 8 \times 4$$

$$\boxed{n \geq 32}$$

③ 15 digit decimal number

$$2^n \geq 10^{15}$$

$$n \log_2 \geq 15 \log 10$$

$$n \geq 15 \left(\frac{\log 10}{\log 2} \right)$$

$$n \geq 49.82 \approx 50$$

④ How many bits required to represent $(2679)_{10}$.

$$2^n \geq 10^4 \rightarrow \text{till } 9999 \text{ but here number is specified.}$$
$$2^n \geq 2679$$
$$n \log_2 \geq \log 2679$$
$$\log n \geq \frac{\log(2679)}{\log 2}$$
$$11.38 \approx 12$$

For base 8
till 7777.
(4 digits)
no base
is involved
here

HW

How many bits are required to represent

- 1) 10 digit decimal
- 2) 11 digit with base 5
- 3) $(129)_{12}$

Minimum Decimal Equivalent

① Find out the minimum decimal equivalent of $(D17)_2$

$$\text{Base} = \text{Max Digit} + 1$$

$$= 13 + 1 = 14$$

Minimum decimal equivalent will be:

D17

$$= D \times 14^2 + 1 \times 14^1 + 7 \times 14^0$$

$$= 2588 + 14 + 7$$

$$= (2569)_{10}$$

2) Find minimal decimal equivalent of $(31)_2$

Base = 8

$$\begin{array}{r} 731 \\ 8 \overline{)81} \\ = 7 \times 8^2 + 3 \times 8 + 1 \\ = 448 + 24 + 1 \\ = (473)_{10} \end{array}$$

3) $(3241)_2$

Base = 5

$$\begin{array}{r} 3241 \\ 5 \overline{)12} \\ = 3 \times 5^3 + 2 \times 5^2 + 4 \times 5 + 1 \\ = (446)_{10} \end{array}$$

HW Find minimal decimal equivalent

- 1) $(3162)_2$
- 2) $(96)_2$
- 3) $(11)_2$

→ Gate 2018
Q=16

Hamming Code:

- This code was given by R.W Hamming code
- Error correcting code, - It is used to detect and correct errors
- In Hamming code we send data along with parity bits or Redundant bit

- Its representation is (n, k) code

\downarrow \downarrow
total message bits

- Parity bits $\Rightarrow P = n - k$

- To identify Parity bits, It should satisfy $2^P \geq P+k+1$

For $k=4$, message bits, we have to identify, what will be no. of Parity bits.

$$2^P \geq P+k+1$$

$$\boxed{2^P \geq P+5}$$

$$2^3 \geq 3+5 \Rightarrow 8 \geq 8 \checkmark \quad \boxed{P=3}$$

$$P=3, k=4$$

$$n=3+4=7$$

$$\text{code} = (7, 4)$$

7	6	5	4	3	2	1
D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁

$$P_1 = 2^0 = 1$$

~~$$P_2 = 2^1 = 2$$~~

$$P_1 = 2^0 = 1$$

$$P_2 = 2^1 = 2 \quad (P^0 P^1 P^2)$$

$$P_3 = 2^2 = 4$$

P₁ → check 1 bit & skip 1 bit P₃D₅D₇ (XOR)

P₂ → D₃D₆D₇ (XOR)

P₄ → D₈D₅D₆D₇ (XOR)

Generation of Hamming code

① 5 bits data 01101 is given, Represent given data in hamming code

k=5 bits

$$2^p \geq p+1$$

$$2^p \geq p+6$$

$$2^4 \geq 4+6 \checkmark \quad p=4 \text{ bits}$$

$$n=5+4=9 \text{ bits}$$

code - (9,5) code

0	1	0	1	1	0	1	0	1
D ₉	P ₈	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	P ₁

$$P_1 = 2^0 = 1$$

$$P_2 = 2^1 = 2$$

$$P_4 = 2^2 = 4$$

$$P_8 = 2^3 = 8$$

$$P_1 = D_3D_5D_7D_9 = 0\oplus1\oplus0\oplus1 = 0$$

$$P_2 = D_3D_6D_7D_9 = 1\oplus0\oplus1\oplus0 = 1$$

$$P_4 = D_5D_6D_7 = 0\oplus1\oplus1 = 0$$

$$P_8 = D_9 = 0.$$

Final answer

← [0 0 1 1 1 0 1 0 1 0]

D₉ D₇ D₆ D₅ D₃
0 1 1 0 1

skip	skip	skip	check	skip	check	skip	skip	check
D ₉	P ₈	D ₇	D ₆	D ₅	P ₄	D ₃	P ₂	P ₁

0 ↗ P₁ = D₃D₅D₇D₉

1 ↗ P₂ = D₃D₆D₇

0 ↗ P₄ = D₅D₆D₇

0 ↗ P₈ = D₉

$$\begin{aligned} P_1 &= D_3 \oplus D_5 \oplus D_7 \oplus D_9 \\ &= 1 \oplus 0 \oplus 1 \oplus 0 \\ &= 0 \end{aligned}$$

$$\begin{aligned} P_2 &= D_3 \oplus D_6 \oplus D_7 \\ &= 1 \oplus 1 \oplus 1 \\ &= 1 \end{aligned}$$

$$\begin{aligned} P_4 &= D_5 \oplus D_6 \oplus D_7 \\ &= 0 \oplus 1 \oplus 1 \\ &= 0 \end{aligned}$$

Q2. 6 digit (bits) data 0011010
Represent the given data in HC.

25/1/22

Hamming code error detection and error correction

- If received hamming code is 1110101 with even parity then detect and correct error.

3 parity bits - $P_1 = 2^0 = 1$

$$P_2 = 2^1 = 2$$

$$P_4 = 2^2 = 4$$

1	1	1	0	1	0	1
D ₁	D ₂	D ₃	P ₁	D ₄	P ₂	P ₄

For P₁ association { check 1 bit and skip 1 bit }

$$P_1 = D_3 D_5 D_7 \text{ (XOR)}$$

For P₂ association { check 2 bits and skip 2 bits }

$$P_2 = D_3 D_6 D_7 \text{ (XOR)}$$

For P₄ association { check 4 bits and skip 4 bits }

$$P_4 = D_5 D_6 D_7 \text{ (XOR)}$$

Given: 1110101

1	1	1	0	1	0	1
D ₁	D ₂	D ₃	P ₁	D ₄	P ₂	P ₄

$$P_1 = D_3 \oplus D_5 \oplus D_7$$

$$1 = 1 \oplus 1 \oplus 1 = 1 \text{ (correct parity)}$$

Then P₁ = 0.

$$P_2 = D_3 \oplus D_6 \oplus D_7$$

$$0 = 1 \oplus 1 \oplus 1 = 1 \text{ (wrong parity/false parity)}$$

$$P_4 = D_5 \oplus D_6 \oplus D_7 \quad \text{Then } P_2 = 0 \text{ / parity}$$

$$0 = 1 \oplus 1 \oplus 1 = 1 \text{ (false parity)}$$

$$P_4 = 1$$

With respect to false parity, we can identify the location of error

$$P_4 P_2 P_1 = 110 = 6$$

we have error .


$$E_{\text{error}} = [0, 1, 0, 0, 0, 0, 0] \oplus R = [1, 1, 1, 0, 1, 0, 1] = \begin{matrix} \text{Received} \\ [1, 0, 1, 0, 1, 0] \end{matrix} \quad \begin{matrix} \text{Corrected data} \\ [1, 0, 1, 0, 1, 0] \end{matrix}$$

IEEE 754 floating point single precision 32-bit format

Step I: Convert given no. into binary

Step II: Repeat given no. into scientific notation

Step III: IEEE 754 floating point single precision 32



① $(3066.25)_{10}$

Following above mentioned rule

$$\begin{array}{r} 3066 \\ \times 2 \quad 1533 \\ \times 2 \quad 766 \\ \times 2 \quad 383 \\ \times 2 \quad 191 \\ \times 2 \quad 951 \\ \times 2 \quad 471 \\ \times 2 \quad 231 \\ \times 2 \quad 1101 \\ \times 2 \quad 51 \\ \times 2 \quad 21 \\ \times 2 \quad 10 \end{array}$$

10110111010

$$\begin{aligned} 0.25 \times 2 &= 0.5^0 \\ 0.5 \times 2 &= 1.0 \\ 0.0 \times 2 &= 0.0 \\ &(0.01) \end{aligned}$$

$$(3066.25) = [011111010.01]_2$$

Step 2: $(\underbrace{1011111010.01})_2$

$$1.0111110100 \times 2^{11} \rightarrow \text{Scientific form}$$

Step 3: As this is +ve, sign = 0

$$= (\underbrace{2^{-1}}_{\text{exponent bias}} + 11)$$

$$\begin{array}{r} 127 \\ +11 \\ \hline 138 \end{array}$$

$$\begin{array}{r} 2^7 10000000 \\ 2^6 10001010 \\ +10 \quad 2^3 2^1 \end{array}$$

$$= 2^7 - 1 + 11$$

$$= 138 \rightarrow 10001010$$

23 bit mantissa

$$(011111010010000)$$

↓
23 bit mantissa

(zero padding).

$$\text{H.W.} \quad (231.75)_{10}$$

$$\begin{array}{r} 2(221) \\ 2(115) \\ 2(57) \\ 2(28) \\ 2(14) \\ 2(7) \\ 2(3) \\ 2(1) \\ 0 \end{array}$$

11100111

$$0.75 \times 2 \rightarrow \boxed{.50} = 1 \checkmark$$

$$0.5 \times 2 = 1.0$$

$$0.0 \times 2 = 0.$$

$$0.11$$

$$(11100111.11)_2$$

$$1.11001111 \times 2^7$$

IEEE 754 floating point double precision 64-bit format

Step I - convert given no to binary

Step II - Represent in scientific notation

Step III - IEEE 754 double precision 64 bit

\overline{x} \downarrow $+ve = 0$ $-ve = 1$	$(xxxx \ x x x x \ xx)$ $\text{11 bit of exponent}$ $= \text{exponent bias + power}$	$(xxxx \dots xx)$ 52 bit Mantissa
--	--	--

Q) $(A0F9.0FB)_{16}$.

$$\begin{array}{ccccccc} A & 0 & F & 9 & . & 0 & F \ B \\ | & | & | & | & | & \backslash & \backslash \\ 1010000011111001.000011111011 \end{array}$$

$$(1010000011111001, 000011111011)_2$$

Step 2: $(1.010000011111001000011111011) \times 2^{15}$

Step 3: As this is +ve, sign = 0

$$= (2^{k-1}) + 15$$

$$= (2^{10}) + 15$$

$$= 2^{10} + 14$$

$$= \downarrow$$

$$+ \frac{1000000000}{1110} \rightarrow \text{exponent 11-bits.}$$

523-bit mantissa $\rightarrow (0100001111001000011111011 \dots 00)$
 \hookdownarrow 52 bit

HW

Q [FAFA.01] \rightarrow IEEE 754, 64-bit format

DeMorgan's Theorem

- Used to simplify the boolean expression
- Digital circuits (DC) can be implemented in many ways
- Digital expression is simply made by these basic operators
 - i) Boolean AND $A \cdot B$ - output is high only when all inputs are high
 - ii) Boolean OR $A + B$ - output is high, if any one input is high
 - iii) Boolean NOT \bar{A} - invert of input



DeMorgan's law

$$\overline{A \cdot B} = \bar{A} + \bar{B}$$

complement of product
is the sum of complements

$$\overline{A + B} = \bar{A} \cdot \bar{B}$$

complement of sum
is product of complements.



Truth tables

28/1/22

Consensus Theorem

Theorem: $AB + \bar{A}C + BC = AB + \bar{A}C$

LHS

$$AB + \bar{A}C + BC$$

$$= AB + \bar{A}C + BC(A + \bar{A})$$

$$= AB + \bar{A}C + BCA + BC\bar{A}$$

$$= AB(1+C) + \bar{A}C(1+B)$$

$$= AB + \bar{A}C = \text{RHS}$$

Reference : NOT $\rightarrow \bar{A} = A$

AND $\rightarrow A \cdot A = A$

$A \cdot 0 = 0$

$A \cdot 1 = A$

$A \cdot \bar{A} = 0$.

OR $\rightarrow A + A = A$

$A + 0 = A$

$A + 1 = 1$

$A + \bar{A} = A$ |

Distributive law

$$A + \bar{A}B = A + B$$

$$\bar{A} + AB = \bar{A} + B$$

$$A \cdot (B + C) = AB + AC$$

DeMorgan law

$$\overline{A+B} = \bar{A} \cdot \bar{B}$$

$$\overline{A \cdot B} = \bar{A} + \bar{B}$$

Theorem 2

$$(A+B)(\bar{A}+C)(B+C) = (A+B)(\bar{A}+C)$$

$$\begin{aligned} LHS &= (A+B)(\bar{A}+C)(B+C) \\ &= (A\bar{A} + A\bar{C} + B\bar{A} + BC)(B+C) \\ &= (AC + B\bar{A} + BC)(B+C) \\ &= ACB + B\bar{A}B + BC(B+C) + ACC + B\bar{A}C + BCC \\ &= ACB + B\bar{A} + BC + AC + B\bar{A}C + BC \\ &= BC(A+\bar{A}) + B\bar{A} + BC + AC \\ &= BC + B\bar{A} + AC \\ &= B(\bar{A}+C) + AC \Rightarrow B(\bar{A}+C) + AC + A\bar{A} \end{aligned}$$

$$\begin{aligned} RHS &= (A+B)(\bar{A}+C) \\ &= A\bar{A} + A\bar{C} + B\bar{A} + BC \\ &= AC + B\bar{A} + BC \\ &= \underline{\underline{RHS}} \end{aligned}$$

Boolean Algebra examples:

$$1) \overline{AB} + \overline{A} + AB \quad AB = X$$

$$\begin{aligned} &= \overline{\overline{X} + \overline{A} + X} \\ &= \overline{\overline{X}} \cdot \overline{\overline{A}} \cdot \overline{X} \\ &= \overline{1} = 0 \end{aligned}$$

OR

$$\begin{aligned} &= \overline{AB} + \overline{A} + AB \\ &= \overline{AB} \cdot \overline{A} \cdot \overline{AB} \\ &= AB \cdot A \cdot \overline{AB} \\ &= \underline{\underline{0}} \end{aligned}$$

$$2) A(B + \bar{C})(\overline{AB} + \bar{A}\bar{C})$$

$$\begin{aligned} &= A(B + \bar{C})(\overline{A(B + \bar{C})}) \quad \text{HN} \\ &= A(B + \bar{C})(\bar{A} + B\bar{C}) \\ &= A[(B + \bar{C})(\bar{A}) + 0] \\ &= 0 \end{aligned}$$

$$3) A(B + \bar{C})(\overline{AB} + \bar{A}\bar{C})$$

$$\begin{aligned} &= A(B + \bar{C})(\overline{AB} \cdot \overline{A}\bar{C}) \quad \text{HN} \\ &= A(B + \bar{C})(\overline{A(B + \bar{C})}) \\ &= A(B + \bar{C})(\bar{A} + B\bar{C}) \\ &= A(B + \bar{C}\bar{A} + \bar{C}(B\bar{C})) \xrightarrow{\bar{B} \cdot C} \\ &\therefore A(B + \bar{C}\bar{A} + 0) \\ &= \underline{\underline{AB}} \end{aligned}$$

$$4) (\overline{A + \bar{B}C})(A\bar{B} + A\bar{B}C)$$

$$\begin{aligned} &= (\overline{A} \cdot \overline{\bar{B}C})(A\bar{B} + A\bar{B}C) \quad \text{HN} \\ &= (\overline{A} \cdot (B + \bar{C}))(A\bar{B}(1 + C)) \\ &= (\overline{A} \cdot (B + \bar{C}))(A\bar{B}) \\ &= (\overline{A}B + \overline{A}\bar{C}) \cdot A\bar{B} = \overline{A}B\bar{B} + \overline{A}\bar{C}A\bar{B} \\ &= 0 \end{aligned}$$

$$5) (\overline{A + \bar{B}C})(A\bar{B} + A\bar{B}C)$$

$$\begin{aligned} &= (\overline{A} \cdot BC)(A\bar{B}) \quad \text{HN} \\ &= \underline{\underline{0}} \end{aligned}$$

$$6) A + \bar{B}C (A + \bar{B}\bar{C})$$

7) If $\bar{A} + AB = 0$, then find values of A & B

$$\bar{A} + AB = 0 \Rightarrow \bar{A} + B = 0$$

\downarrow

$$A=1, B=0$$

$$8) A\bar{B}(1+BA) + \bar{A}\bar{B}$$

$$= A\bar{B} + A\bar{B}BA + \bar{A}\bar{B}$$

$$= \bar{B}(A + \bar{A})$$

$$= \bar{B} \cdot 1 \Rightarrow 1?$$

$$9) \overline{ABC} (\overline{A+B+C}) \rightarrow (\overline{A+B+C}) ?$$

$$= (\bar{A} + \bar{B} + \bar{C})(\bar{A} \cdot \bar{B} + C) \quad \overline{ABC}$$

$$= \bar{A}\bar{B} + \bar{A}\bar{C} + \bar{A}\bar{B}\bar{C} + \bar{B}\bar{C} + \bar{A}\bar{B}\bar{C} + 0 \quad \overline{ABC} (\overline{A+B+C})$$

$$= \bar{A}\bar{B} + \bar{A}\bar{C} + \bar{B}\bar{C} + \bar{A}\bar{B}\bar{C} \quad = (\bar{A} + \bar{B} + \bar{C})(\bar{A} \cdot \bar{B} \cdot \bar{C})$$

$$= \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}\bar{C} \quad = \bar{A}\bar{B}\bar{C}$$

10) If $x=1$ is logical question

$$[x + z[\bar{y} + (\bar{z} + x\bar{y})]] [x + \bar{z}(x+y)] = 1.$$

a) $y=z$

b) $y=\bar{z}$

c) $\bar{z}=1$

d) $\bar{z}=0$.

11) If we have 3 variables A, B & C. Find the output $y=1$ for majority of '1' in A, B & C also minimize the function.

A	B	C	Y
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

majority is 1

$$y = \bar{A}BC + A\bar{B}C + AB\bar{C} + ABC$$

$$= BC(A + \bar{A}) + A\bar{B}C + AB\bar{C}$$

$$= BC + A\bar{B}C + AB\bar{C}$$

$$= BC + A(\bar{B}C + B\bar{C})$$

$$\begin{aligned}
 &= C[B+A\bar{B}] + ABC \\
 &= C[A+B] + ABC \\
 &= AC + BC + A\bar{B}C \\
 &= AC + B[C+A\bar{C}] \\
 &= AC + B(A+C) \Rightarrow AC + AB + BC
 \end{aligned}$$

AB + BC + CA


Dual and Self Dual of BF

Dual Digits :-

AND with OR

1 with 0

0 with 1



Q) Find out dual of $(A+B)(\bar{A}\bar{B}+C)(B+C) : (A+B)(\bar{B}+C)$

$$F \Rightarrow AB + \bar{A}C + BC = AB + \bar{A}C$$

$$2) \bar{F} = AB + \bar{A}\bar{B}C + A\bar{C}$$

$$F = (A+B)(\bar{A}+B+C) \cdot (A+\bar{C})$$

Self Dual : If dual function is same function then it is known as self dual

1) $F = AB + BC + AC$, is F is self Dual?

$$\begin{aligned}
 F_d &= (A+B)(B+C)(A+C) & (A+B)(B+C) &= B+AC \\
 &= (B+AC)(A+C) \\
 &= BA + BCF + ACT + AC \\
 &= BA + BC + AC = F
 \end{aligned}$$


F is self dual

2) For n no. of variable total self dual = $2^{\frac{2^n-1}{2}}$

a) For n=2 variables. Find out total self duals?

$$= 2^{\frac{2^2-1}{2}} = 2^{\frac{3}{2}} = 4$$

Q) $n=5 = 2^{\frac{2^5-1}{2}} = 2^{\frac{31}{2}} = 2^{16} = 65536$



SOP - Sum of product

[DNF - Disjunctive normal form]

Eg: $Y = AB + A\bar{B}C + A\bar{B}\bar{C}$

POS - Product of sum

[CNF - Conjunctive Normal Form]

Eg: $Y = (A+B)(A+C)(\bar{A}+\bar{B})$

Standard \leftarrow SSOP

- Each product term contain all the variable of the function

2. $F(A,B,C) = ABC + A\bar{B}C$
 $+ AB\bar{C}$

ssop ✓

not sop

standard
Spos

- Each sum term contain all the variable of the function

$F(A,B,C) = (AB+\bar{C})(\bar{A}+B+\bar{C})$

spos ✓

not pos

Min term and Max term

Min term: Each individual term in ssop is called Minterm

Max term: Each individual term in spos is called as Maxterm

For 3 variables

it makes all one's

Minterm
ssop

it makes all zero's

Maxterm
spos

F	A	B	C	Minterm ssop	Maxterm spos
0	0	0	0	$\bar{A}\bar{B}\bar{C} - m_0$	$A+B+C - m_0$
1	0	0	1	$\bar{A}\bar{B}C - m_1$	$A+B+\bar{C} - m_1$
0	0	1	0	$\bar{A}B\bar{C} - m_2$	$A+\bar{B}+C - m_2$
1	0	1	1	$\bar{A}BC - m_3$	$A+\bar{B}+\bar{C} - m_3$
0	1	0	0	$A\bar{B}\bar{C} - m_4$	$\bar{A}+\bar{B}+C - m_4$
1	1	0	1	$A\bar{B}C - m_5$	$\bar{A}+\bar{B}+\bar{C} - m_5$
0	1	1	0	$ABC - m_6$	$\bar{A}+\bar{B}+C - m_6$
1	1	1	1	$ABC - m_7$	$\bar{A}+\bar{B}+\bar{C} - m_7$

↓
if function
is this

↓
bar to 0 ↓
bar to 1

$F_{min} = \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}C + A\bar{B}\bar{C} + ABC$

$\bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}C + ABC = \Sigma m(1,3,5,7)$

$$= \sum m(0, 2, 4, 6)$$

$$F_{\max} = (A+B+\bar{C})(A+\bar{B}+C)(\bar{A}+B+C)(\bar{A}+\bar{B}+\bar{C})$$

$$= \prod_{m \in \{1, 3, 5, 7\}} (A+B+\bar{C})(A+\bar{B}+C)(\bar{A}+B+C)(\bar{A}+\bar{B}+\bar{C})$$

$$= \prod m(0, 2, 4, 6)$$

31/1/22

- each SPOS individual term in SSOP is Max term
- each individual term in SSOP is Min term

f'	F	A	B	C	Min term	Max term
					SSOP	SPOS
0	0	0	0	0	$\bar{A}\bar{B}\bar{C} - m_0$	$(A+B+\bar{C}) - m_0$
1	1	0	0	1	$\bar{A}\bar{B}C - m_1$	$(A+B+\bar{C}) - m_1$
0	0	0	1	0	$\bar{A}B\bar{C} - m_2$	$(A+\bar{B}+C) - m_2$
1	1	0	1	1	$\bar{A}BC - m_3$	$(A+\bar{B}+\bar{C}) - m_3$
1	0	1	0	0	$A\bar{B}\bar{C} - m_4$	$(A+\bar{B}+\bar{C}) - m_4$
0	1	1	0	1	$A\bar{B}C - m_5$	$(\bar{A}+B+\bar{C}) - m_5$
1	0	1	1	0	$ABC - m_6$	$(\bar{A}+\bar{B}+\bar{C}) - m_6$
1	1	1	1	1	$ABC - m_7$	$(\bar{A}+\bar{B}+\bar{C}) - m_7$

$$f_{\min} = \sum m(0, 2, 5)$$

$$f_{\max} = \prod m(1, 3, 4, 6)$$

$$f_{\max} = \prod m(1, 3, 5, 7)$$

$$\begin{aligned} f(A, B, C) &= \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}C + A\bar{B}\bar{C} + ABC \\ &= m_0 + m_3 + m_5 + m_7 \\ &= \sum m(1, 3, 5, 7) \end{aligned}$$

$$\begin{aligned} f(A, B, C) &= \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}C + \bar{A}B\bar{C} + AB\bar{C} \\ &= m_0 + m_2 + m_3 + m_6 \\ &= \sum m(0, 2, 3, 6) \end{aligned}$$

$$\begin{aligned} f(A, B, C) &= (A+B+\bar{C})(A+\bar{B}+C)(A+\bar{B}+\bar{C}) + (\bar{A}+B+\bar{C}) \\ &= m_0 + m_2 + m_3 + m_7 + m_1 + m_2 + m_3 + m_7 \\ &= \prod m(0, 2, 3, 7) \end{aligned}$$

$$f_{\min} F = \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C} + AB\bar{C} + ABC$$

$= \sum m(1, 3, 4, 6, 7)$

$$f_{\max} F = (\bar{A} + B + C)(A + \bar{B} + C)(\bar{A} + B + \bar{C})$$

$= \sum m(0, 2, 5)$

Max term is $A + B + C$ and
Min term is complement to each other.

SOP to SSOP conversion

Step 1: Identify the missing variables in product term

Step 2: Multiply [Missing variable and its complement]

Step 3: Neglect the repeated term

$$\text{Step 1)} F(A, B, C) = AB + A\bar{B}C + AC$$

\downarrow \downarrow
 C B

$$\text{Step 2)} F(A, B, C) = A \cdot B \cdot (C + \bar{C}) + A\bar{B}C + A(B + \bar{B})C$$

$= ABC + AB\bar{C} + A\bar{B}C + ABC + A\bar{B}C$
~~X~~ ~~X~~ ~~X~~

$$\text{Step 3)} F(A, B, C) = ABC + AB\bar{C} + A\bar{B}C$$

\downarrow \downarrow \downarrow
 m_7 m_6 m_5

$$= \sum m(5, 6, 7).$$

$$Q: F(A, B, C, D) = \underline{AB} + \underline{AC} + \underline{ABC\bar{D}}$$

\downarrow \downarrow
 C & D B & D

$$= \sum m(10, 11, 12, 13, 14, 15)$$

$$\text{HW} \rightarrow F(A, B, C, D) = A + CD$$

\downarrow \curvearrowright
 B V C & D A & B.

Pos to SPOS conversion

Step 1: Identify the missing variable

$$F(A, B, C) = (\bar{A} + \bar{B}) \wedge (A + B + \bar{C})$$

\downarrow \downarrow
 C B + C

Step 2: Add with variable and its complement separately
that

$$F(A, B, C) = (\bar{A} + \bar{B} + C)(\bar{A} + \bar{B} + \bar{C})(A + B + C)(A + \bar{B} + \bar{C})$$

$$(A + B + \bar{C})(A + \bar{B} + C) \cancel{(A + B + \bar{C})}$$

\times
repeated

Step 3: Neglect the repeated terms

$$F(A, B, C) = (A + \bar{B})(\bar{A} + C)(\bar{A} + \bar{B} + C)$$

\downarrow \downarrow
 C B

$$= (A + \bar{B} + C)(A + \bar{B} + \bar{C})(\bar{A} + C + B)(\bar{A} + \bar{B} + C) \cancel{(\bar{A} + \bar{B} + C)}$$

$$= m_2 \quad m_3 \quad m_4 \quad m_6$$

$$= \Pi m(2, 3, 4, 6)$$

S SOP to S POS }
S POS to S SOP } conversion

1) $F(A, B, C) = \Sigma m(0, 1, 4, 7)$

Convert S SOP to S POS

$$= \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}C + A\bar{B}\bar{C} + ABC$$

$$\rightarrow \Pi m(2, 3, 5, 6) \quad (\text{Complement of S SOP})$$

$$= (A + \bar{B} + C)(A + \bar{B} + \bar{C})(\bar{A} + B + C)(\bar{A} + \bar{B} + C)$$

2) $F(A, B, C) = \Pi m(1, 2, 6)$

Convert S POS to S SOP

$m_3 \leftarrow$
 $m_2 = 8$
(0 to 7)

$$\Pi m(1, 2, 6) = (A + B + C)(A + \bar{B} + C)(\bar{A} + \bar{B} + \bar{C})$$

$$= \Sigma m(0, 3, 4, 5, 7)$$

$$= \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}C + A\bar{B}\bar{C} + A\bar{B}C + ABC$$

$$\begin{aligned}
 3) F(A, B, C) &= ABC + AB\bar{C} + \bar{A}BC \\
 &= \sum m(7, 6, 3) \\
 &\downarrow \\
 \text{TM}(0, 1, 2, 4, 5) \\
 &= (A+B+C)(A+B+\bar{C})(A+\bar{B}+C)(\bar{A}+B+C)(\bar{A}+B+\bar{C})
 \end{aligned}$$

HW → ④ $F(A, B, C) = (\bar{A}+\bar{B}+C)(\bar{A}+B+\bar{C})(A+B+\bar{C})$

Convert to ssop
spos

Gate question

Q. If $n=3$ variables then total min max term = $8 \rightarrow 2^3$
 total max term = $8 - 2^3$
 Total term = $2^{2^3} = 2^8 = 256$
 Self dual = 2^{2^3}

Q. If $y(A, B, C) = A + \bar{B}C$, Find ssop & spos?

$$\begin{aligned}
 &= A(B+\bar{B})(C+\bar{C}) + \bar{B}C(A+\bar{A}) \\
 &= ABC + AB\bar{C} + A\bar{B}C + A\bar{B}\bar{C} + \cancel{\bar{A}\bar{B}C} \\
 &= \sum m(7, 6, 5, 4, 1) \rightarrow \text{ssop}
 \end{aligned}$$

spos $\Rightarrow \text{TM}(2, 3)$

$$= (A+B+C)(A+\bar{B}+C)(A+\bar{B}+\bar{C})$$

HW
 Q $y(A+B)(A+C)$ {Find spos & ssop}. Find total min and max term.


Logic Gates Introduction

There are three basic categories of logic gates

⇒ Basic logic gates
AND, OR, NOT.

⇒ Universal
NAND, NOR


⇒ Arithmetic (secondary) logic gates
XOR, XNOR




x	y
0	1
1	0

Application of NOT gate:-

1) Not gate as ring oscillator





Propagation Delay




$$T = 2nT_{pd} \quad \text{no. of inverters}$$

$$f = \frac{1}{2nT_{pd}} \quad f = 1/T$$

2) Not gate also behave as Buffer.





3) NOT gate as Bistable Multivibrator



→ like buffer with feedback




1/2/22
AND gate





If all inputs are high, then o/p is high else o/p is zero.


A	B	Y
0	0	0
0	1	0
1	0	0
1	1	1

Properties of AND gate :-



Example:







* For Transistor-transistor logic (TTL) non connected terminal at $V_P + V_I$ active high '1' input

* ECL (emitter coupled Logic) non connected terminal at V_P inactive low '0'

For ECL, $Y=0$ in above problem


OR gate




In OR gate if any input is '1' then output is '1' else o/p is '0'.

A	B	Y
0	0	0
0	1	1
1	0	1
1	1	1

Properties



Example:




ECL

$$A + (B+C) + C = A+B+C.$$


(2) Truth table
also

A	B	A+B	Y
0	0	0	1
0	1	1	0
1	0	1	0
1	1	1	0

NAND and NOR gate



$$Y = \overline{A \cdot B}$$



$$Y = \overline{A+B}$$

In NAND gate, if any i/p is '0' then o/p will be '1' else o/p will be '0'.

In NOR gate, if any i/p is '1' then o/p will be '0' else o/p will be '1'


NAND

A	B	Y
0	0	1
0	1	1
1	0	1
1	1	0

NOR

A	B	Y
0	0	1
0	1	0
1	0	0
1	1	0


XOR and XNOR gate



$$Y = A \oplus B$$

$$= A\bar{B} + \bar{A}B$$

If no. of '1' at input
is odd then o/p is '1'
else o/p is '0'



$$Y = A \ominus B$$

$$= A\bar{B} + \bar{A}B$$

If no. of '1' at i/p is even then o/p
is '1' else output is '0'.

\times

A	B	Y
0	0	0
0	1	1
1	0	1
1	1	0

A	B	Y
0	0	1
0	1	0
1	0	0
1	1	1

Properties of XOR

$$A \rightarrow D \rightarrow Y = 0$$

$$0 \rightarrow D \rightarrow Y = A$$

$$1 \rightarrow D \rightarrow Y = \bar{A}$$

$$A \oplus \bar{A} = 1$$

Properties of XNOR

$$A \rightarrow D \rightarrow Y = 1$$

$$0 \rightarrow D \rightarrow Y = \bar{A}$$

$$1 \rightarrow D \rightarrow Y = A$$

$$A \oplus \bar{A} = 0$$


Examples:

① $\begin{array}{c} A \\ \oplus \\ B \end{array} \rightarrow D \rightarrow Y$



What is the equivalent gate of given circuit?

$$\begin{aligned} Y &= A \oplus \bar{B} \\ &= A\bar{B} + \bar{A}\bar{B} \quad (\text{For } A \oplus B = A\bar{B} + \bar{A}B) \\ &= AB + \bar{A}\bar{B} \\ &= A \odot B \end{aligned}$$

↳ XNOR




$$\begin{aligned} X \oplus \bar{X} &= 1 \oplus 0 \\ &= \bar{X} + \bar{X}\bar{X} \\ &= \bar{X} + \bar{X} \\ &= X + \bar{X} \\ &= 1 \end{aligned}$$



④ If the input of digital circuit consisting of cascade of ^{two} XOR gate. Then what will be the output



Solve in next class



- a) 0 b) 1 c) \bar{x} d) x

$$\text{TTL, } x \oplus 1 = \bar{x}, \bar{x} \oplus x = 1$$

2/2/22



x	y	p_y	$\bar{x} \Rightarrow D$	\bar{y}
0	0	0		
0	1	1		
1	0	1		
1	1	0		


$$\bar{x} \Rightarrow D \rightarrow 1$$

Output of 1, 3, 5, 7, 9, 11, 13, 15, 17, 19 gates
is \bar{x}

Output of 2, 4, 6, 8, 10, 12, 14, 16, 18, 20
gates is 1

Q) Find output F to be 1 in the logic circuit, what input combination is appropriate.


- 1) A=1, B=1, C=0
- 2) A=1, B=0, C=0
- 3) A=0, B=1, C=0
- 4) A=0, B=0, C=1. ✓



$A \oplus B / A \ominus B$
One will be
'1' and other
will be '0'
So, C should be
1.

H.W

Q) If input to digital circuit consisting of cascade of 20 XNOR gates, then what will be the output y?



$$1 \otimes x = x \quad x \otimes 1 = 1$$

NOR as Universal gate

A	B	y
0	0	1
0	1	0
1	0	0
1	1	0


1) Not gate by NOR gate




2) OR gate by NOR gate



3) AND gate by NOR gate




4) NAND gate by NOR gate



5) XOR gate by NOR gate

$$\begin{aligned}
 & \text{Inputs: } A, B \\
 & \text{First NOR gate: } A + B \rightarrow \bar{A+B} \\
 & \text{Second NOR gate: } \bar{A+B} + \bar{A+B} \rightarrow \bar{\bar{A+B}} = \overline{A+B} \\
 & \text{Third NOR gate: } \overline{A+B} + \overline{A+B} \rightarrow \overline{\overline{A+B} + \overline{A+B}} = \overline{\overline{A+B}} = \overline{\overline{A} \cdot \overline{B}} = \overline{A} \cdot \overline{B} \\
 & \text{Fourth NOR gate: } \overline{A} \cdot \overline{B} + \overline{A} \cdot \overline{B} \rightarrow \overline{\overline{A} \cdot \overline{B} + \overline{A} \cdot \overline{B}} = \overline{\overline{A} \cdot \overline{B}} = \overline{A} \cdot \overline{B} \\
 & \text{Fifth NOR gate: } \overline{A} \cdot \overline{B} + \overline{A} \cdot \overline{B} \rightarrow \overline{\overline{A} \cdot \overline{B} + \overline{A} \cdot \overline{B}} = \overline{\overline{A} \cdot \overline{B}} = \overline{A} \cdot \overline{B} \\
 & \text{Final output: } AB + A\bar{A} + \bar{B}B + \bar{B}\bar{A} = AB + \bar{A}\bar{B} = \text{XOR}
 \end{aligned}$$

6) XOR gate by NOR gate



NAND as Universal gate


X	Y	A	B	y
0	0	0	0	1
0	1	0	1	1
1	0	1	0	1
1	1	1	1	0

For nand gate if any input is '0', op is '1' else '0'


i) NOT gate by NAND gate




a) OR gate by NAND gate




3) AND gate by NAND gate



4) NOR gate by NAND gate




5) XOR gate by NAND gate



$$\begin{aligned}
 y &= \overline{\overline{A} \cdot \overline{B}} \cdot \overline{B} \cdot \overline{AB} \\
 &= \overline{\overline{A} \cdot \overline{B}} + \overline{\overline{B} \cdot \overline{AB}} \\
 &= \overline{A} \cdot \overline{AB} + \overline{B} \cdot \overline{AB} \\
 &= \overline{AB} (\overline{A} + \overline{B}) \\
 &= (\overline{A} + \overline{B})(\overline{A} + B) \\
 &= A\overline{A} + \overline{A}\overline{B} + \overline{B}A + B\overline{B} \\
 &= A\overline{B} + \overline{A}B = \text{XOR}
 \end{aligned}$$

6) XNOR gate by NAND gate



$$\begin{aligned}
 y &= \overline{AB} + \overline{\overline{AB}} \\
 &= \overline{AB} \cdot \overline{\overline{AB}} \\
 &= (\overline{A} + B)(\overline{A} + \overline{B}) \\
 &= \overline{AB} + AB = \text{XNOR}
 \end{aligned}$$

Minimum two input NAND gates for Multi Input AND and Multi Input NAND gate

* In NAND and NOR gate implementation we should prefer NAND gate as it consumes less power.

- $2(n-1)$ - $(2n-1)$ (two i/p NAND to implement n input AND)
- $(2n-3)$ (two i/p NAND to implement n input NAND).

Q) How many two i/p NAND gates required to implement 4 i/p AND gate

$$2(n-1) = 2(4-1) = \cancel{8-1}^6 = \cancel{7-7}^0 = 8-1 = 7.$$

Q) If you have 4 i/p NAND gates then how many 2 i/p NAND gates are required to implement it

$$2n-3 = 2 \times 4 - 3 = 8 - 3 = 5$$

3) Find 2 i/p NAND gate for given boolean function

$$F = AB \cdot C \cdot \bar{D}$$

→ To implement NOT gate we need only one NAND gate

→ 4 i/p AND gate $\rightarrow 2(4-1) = 6$

$$\text{Total} = 6 + 1 = 7$$

4) $F = \overline{\bar{A} \cdot B \cdot \bar{C}}$

3 i/p AND gate $\rightarrow 2(3-1) = 4$

$$\begin{matrix} \bar{A}, \bar{C} \\ \bar{A} \cdot \bar{C} \end{matrix} \rightarrow 2$$

$$\text{Total} = 4 + 2 + 1 = 7$$

$$\bar{A}, \bar{C} \rightarrow 2$$

3 i/p NAND gate

$$\begin{matrix} \downarrow 2n-3 \\ = 6-3 = 3 \end{matrix}$$

$$\text{Total} = 3 + 2 = 5$$

~~HW~~ 5) Identify min 2 i/p NAND gate

A) $F_1 = A \bar{B} \bar{C} \Rightarrow 5$

B) $F_2 = \overline{A \bar{B} \bar{C}} \Rightarrow 5$

C) $F_3 = \overline{\bar{A} \cdot \bar{B}} \Rightarrow 3$

6) Min no. of 2 i/p NAND gate for logical expression

$$F = (\bar{a} + \bar{b})(c + b)$$

- 1) 3 2) 4 3) 5 4) 6

$$= \overline{a \cdot b}(c + b)$$

$$\text{DeMorgan's law } \overline{a+b} = \bar{a} \cdot \bar{b}$$

$$\bar{a} + \bar{b} = \overline{a \cdot b}$$

$$= \overline{a \cdot b} + c + b$$

$$= \overline{\overline{a \cdot b} + c + b}$$

$$= \overline{(a \cdot b)} \cdot \overline{(c + b)}$$

$$= \overline{\overline{a \cdot b}} \rightarrow 1$$

$$\overline{\overline{a \cdot b}} \rightarrow 1$$

$$\overline{a \cdot c} \cdot \overline{a \cdot b} \rightarrow 1$$

$$\text{Total} = 4$$

7) Min 2 i/p NAND gates for $F = w \bar{x} y \bar{z}$

- a) 4 b) 5 c) 6 d) 7

$$2(4-1) = 6 + 2 = 8$$

Total 2 i/p NAND gates = 8
 $M_{min} = 6$ (exclude those two)
 \bar{A}, \bar{B}

8) Find Min 2 i/p NAND gates for $F = \overline{\bar{A}\bar{B}\bar{C}\bar{D}}$

$$\text{Total} = 3 + (2 \times 4 - 3) \\ = 3 + 5 = 8$$

Min

Step-1: Resolve Boolean Expression

Step-2: Check NAND operation in given expression

Step-3: If no NAND operation then by double complement, we can use deMorgan's

Step-4: At least use multi input AND rule or use multi input NAND rule


$$\overline{\overline{AB} + \overline{BC} + \overline{CA}} = \overline{\overline{AB}} \overline{\overline{BC}} \overline{\overline{CA}} \rightarrow 3 + (2(3-1)) = \overline{\overline{AB} + \overline{BC} + \overline{CA}} \\ = \overline{\overline{AB}} \overline{\overline{BC}} \overline{\overline{CA}} = 3 + 4 = \overline{\overline{AB}} \overline{\overline{BC}} \overline{\overline{CA}} \\ = 7 = \overline{\overline{AB}} \overline{\overline{BC}} \overline{\overline{CA}} \\ \overline{\overline{AB}} \overline{\overline{BC}} \overline{\overline{CA}} \rightarrow 2(3)-3 \\ = 3 + 3 = 6$$

$$2(3)-3 \\ = 3 + 3 = 6$$


Boolean Expression to NAND gate Implementation

i) $Y = \overline{A} + BC$


Step1: Implement given Boolean expression in terms of basic gates of (AND, OR, NOT) AOI, inverter




Step2: Apply bubble to o/p of AND gate to i/p of OR gate



Step3: Apply NOT gate at all places where bubble inserted



Step 4: Cancel extra NOT gates




Step 5: NAND gate equivalent of the ckt

$$\overline{D_o} = \overline{\overline{D_o}}$$


$$\overline{\overline{D_o}} = \overline{D_o}$$

$$\left\{ \begin{array}{l} \overline{A+B} = \overline{A} \cdot \overline{B} \end{array} \right.$$




XOR \rightarrow NAND (try it)

AOI to NAND implementation




Step 1:





Apply Bubble

- ① o/p of AND gate
- ② i/p of OR gate

Step 2:








Boolean expression for NOR gate implementation

$$Y = \overline{A} + \overline{B}\overline{C}$$


Step 1: Implement given boolean expression in term of AOI
(And, OR, NOT)




Step 2: Add bubbles at o/p of op and i/p of AND



Step 3: Connect NOT gates in place of bubbles.




Step 4: Cancel extra NOT's








Step 5: NOR gate equivalent

$$\neg \neg D = D \quad [\bar{A}B = \bar{A} + B]$$

$$D = \neg \neg D$$




AOI(A, O, N) to NOR



Adders - BCD, EX-3, GC, Binary etc

Half Adder



LSB of Result of sum (Σ_0)

MSB of Carry (C_{out})

$$\begin{array}{r}
 & 1 & 1 & 0 & 0 \\
 & 1 & 0 & 1 & 0 \\
 \hline
 \text{carry} \oplus & 0 & 1 & 1 & 0
 \end{array}$$

Half Adder Truth Table


Input	Output			
	A	B	Sum	Carry
0 0	0	0	0	0
0 1	0	1	1	0
1 0	1	0	1	0
1 1	1	1	0	1

↓ ↓ ↓
XOR AND

K-Map (Truth Map)

A	B	Sum	
		0	1
0	0	0	1
0	1	1	0
1	0	1	0
1	1	0	1

BA \ B₀ / B₁




$$\text{Sum} = A\bar{B} + \bar{A}B$$

$$\text{Sum} = A \oplus B$$


K-Map Carry

A	B	Carry	
		0	1
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	1


A	B	0	1
0	0	0	0
1	0	1	1




$$\text{Carry} = A \cdot B$$



NAND




NOR



Full Adder

Combinational logic ckt



Complex compared to Half adder

A	B	Cin	S	Carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1


AB	00	01	11	10
0/BE	0	1	0	1
1	1	0	1	0

9/2/22

Stuck at 1 and stuck at 0 Fault in Logic circuit

Stuck at 1: o/p at given point will stay '1' no matter what is the ckt connection.


Stuck at 0: o/p at given point will stay '0', No matter what is the ckt connection.



If $P=0$, $y=C$.

Note: For OR gate, if any i/p is logic 1, then o/p will be logic 1.

②




If P is stuck at 0, the o/p will be ? $y = 1$.

P is


Note:- For NAND gate, if any i/p is logic 0, the o/p will be logic 1.

③




If P is stuck at 0, then o/p will be $y = \overline{CD}$
1, then $y = 1$.

④




K-Map Rules for Grouping cells, K-map rules for formation Boolean function K-maps

- 1) Group should not contain zero and cells contains 1, must be grouped.
- 2) We can group 1, 2, 4, 8, ... 2^n cells.
- 3) Each group should be as large as possible.
- 4) Group may overlap.
- 5) Opposite grouping and corner grouping is allowed.
- 6) There should be as few groups as possible.



$$\text{Boolean expression, } Y = \bar{B}\bar{D} + \bar{A}\bar{D}$$



4,5,6,7 → 1


0,4,2,1 → 2

9,11 → 3

3

Implicants, Prime implicants and essential prime implicants in k-map :-

- Implicants \rightarrow The group of 1's is called implicants
- Prime implicant \rightarrow It is largest possible groups of 1's
- EPI - In the group at least there is single '1' which cannot combine in other way



$$\begin{array}{lll} 5, 7, 13, 15 & - 1 & g_r \\ 0, 1 & - 2 & g_r \\ 14, 15 & - 3 & g_r \end{array}$$


Gr II & Gr III are essential prime implicants
 Gr I \rightarrow PI

K-Map Examples

Q1. In the sum of products function is

$f(x_1, y_1, z) = \sum m(2, 4, 3, 4, 5)$. Then tell the prime implicants in the following


- $\bar{x}y, x\bar{y}$
- $\bar{x}y, x\bar{y}z, x\bar{y}z$
- $\bar{x}yz, \bar{x}yz, x\bar{y}$
- $\bar{x}y\bar{z}, \bar{x}yz, x\bar{y}z$.



$$\bar{x}y + x\bar{y}$$


Q2. The k-map for a boolean function is shown below, then the no. of essential prime implicants for the function will be

- 4
- 5
- 6
- 8




Q3. Solve this given Boolean expression using k-map

$$y = \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}\bar{C} + \bar{A}B\bar{C} + A\bar{B}\bar{C}$$



$$y = A\bar{C} + \bar{A}B + B\bar{C}$$

Q. Find the Boolean expression of k-map given below



$$= \bar{B}\bar{D} + A\bar{B}\bar{D} + BD$$

$$0, 2, 8, 10 \rightarrow I \rightarrow \bar{B}\bar{D}$$

$$5, 7, 13, 15 \rightarrow II \rightarrow BD$$


$$\text{or } 8, 9, 10, 11 \rightarrow III \rightarrow A\bar{B}$$

OR
9, 11, 13, 15
instead of $A\bar{B}$

AD


Q. $y = AB + \bar{A}BC + A\bar{B} + C$

Solve boolean expression by k-map



$$y = A + C$$

Q. Find the Boolean expression for K-Map given below.



$$\begin{array}{l} \text{m}_5, \text{m}_7, \text{m}_9, \text{m}_{11} \\ \text{m}_1, \text{m}_2, \text{m}_3, \text{m}_4 \\ \bar{A}\bar{B} + \bar{B}\bar{D} + B\bar{D} \rightarrow \text{m}_1, \text{m}_2, \text{m}_3, \text{m}_4 \\ \downarrow \\ \text{or} \\ \bar{A}\bar{D} \rightarrow \text{m}_5, \text{m}_6, \text{m}_7 \end{array}$$

K-Map examples on don't care

- i) The no. of product term in the minimize sum of product expression obtained through the following k-map is.

$x \rightarrow \text{don't care}$


Note :- Don't care is used to increase the size of group but it is not necessary or compulsory to use all don't care.

	AB	$\bar{A}\bar{B}$	$\bar{A}B$	AB	$A\bar{B}$
CD	1	0	0	1	
$\bar{C}D$	0	X	0	0	
$C\bar{D}$	0	0	X	1	
$C\bar{D}$	1	0	0	1	

$$B\bar{D} + A\bar{B}C = Y$$

$$B\bar{D} + ACD = Y$$

- 2) Solve given boolean k-map (x is don't care)




$$\begin{array}{l} \bar{B}\bar{D} + \bar{A}\bar{D} + A\bar{B}C = Y \\ \downarrow \\ 1, 2, 8, 10 \quad 0, 4, 7, 6 \quad 10, 11 \end{array}$$

3) Solve given boolean k-map [x is don't care]


	$\bar{A}\bar{B}$	$\bar{A}B$	AB	$A\bar{B}$
$\bar{C}\bar{D}$	X		1	1
$\bar{C}D$	1			
$C\bar{D}$		X		
CD				X

$$A\bar{B} + \bar{B}\bar{D} + C\bar{B} + A\bar{C}\bar{D}$$

All don't care
conditions
are not necessarily taken



or



* Don't care is used to make groups as large as possible, it is not compulsory to take all don't care's, it is only compulsory to take all 1's

	$\bar{A}\bar{B}$	$\bar{A}B$	AB	$A\bar{B}$
$\bar{C}\bar{D}$	1			
$\bar{C}D$	1	X	1	
$C\bar{D}$	X	1	1	X
CD	1			

leave this

$$BD + \bar{A}\bar{B}$$

$$(Q2) \quad y = \sum m(1, 2, 5, 9, 13) + \sum d(3, 6, 11, 15)$$

	$\bar{A}\bar{B}$	$\bar{A}B$	AB	$A\bar{B}$
$\bar{C}\bar{D}$	1	1	1	1
$\bar{C}D$	X		X	X
$C\bar{D}$	1	X		
CD				

$$\begin{aligned} & \bar{C}D + \bar{A}C\bar{D} \\ & \text{or} \\ & \bar{C}D + C\bar{A}\bar{B} \end{aligned}$$

Q3) Solve

	AB	AB	AB	\bar{AB}	
CD	1			1	\bar{B}
CD	1		X	X	$A\bar{B} + \bar{A}\bar{B} + CD$
CD	X	X	1	1	$\bar{B} + CD$
CD	1			1	else AD or $\bar{B} + AD$

K-Map for Pos expression

SOP

POS given 0

Find function (f_d)

Put complement of all variable (y^f)

Q1) If Boolean function is given by $y = \sum m(3, 6)$
then

a) $y = B(AfC)(\bar{A} + \bar{C})$

b) $y = B(A + \bar{C})(\bar{A} + \bar{C})$

c) $y = \bar{B}(A + \bar{C})(\bar{A} + C)$

d) $y = \bar{B}(A + C)(\bar{A} + \bar{C})$

	AB	$\bar{A}\bar{B}$	$\bar{A}B$	AB	\bar{B}
C	0	0	1	0	0
C	1	1	0	1	0

$y_d = \bar{B}(\bar{A} + \bar{C})(A + C)$

$y = \bar{B}(A + C)(\bar{A} + \bar{C})$

Q2) If Boolean function is given by

1	0	1	0
0	1	0	1

$y_d = (\bar{A} + \bar{B} + C)(\bar{A} + B + \bar{C})(A + B + C)(A + \bar{B} + \bar{C})$


$y = (A + B + \bar{C})(A + \bar{B} + C)(\bar{A} + \bar{B} + \bar{C})(\bar{A} + B + \bar{C})$

5 Variable K-map

$y(A, B, C, D, E) = \sum m(0, 1, 6, 7, 8, 9, 21, 22, 23, 29, 31)$

$2^5 = 32$

We have to make k-map by bisecting it into two groups,
to have with one group make $A=0$, other $A=1$.



$$\bar{B}CD + \bar{D}\bar{C}\bar{B} + ACE$$



$$f(A, B, C, D, E) = \bar{B}CD + \bar{A}\bar{C}\bar{D} + ACE$$

6 Variable k-Map

$$f(A, B, C, D, E, F) = \sum m(0, 5, 7, 8, 9, 12, 13, 23, 24, 25, 28, 29, 32, 40, 42, 44, 45, 55, 56, 57, 60, 61)$$


$$n=6$$

$$2^n = 2^6 = 64$$



Q) The function $f(A, B, C, D) = \Sigma m(3, 4, 5, 7, 11, 13, 15)$
is no. of independent variables

- a) B
- b) C
- c) A & C
- d) D.



Q) The standard sum of products of functions of $y = A + \bar{B}C$ is expressed as

- a) $\Sigma m(1, 4, 5, 6, 7) + d(3, 13)$
- b) $\Sigma m(1, 4, 5, 6, 7)$
- c) $\Sigma m(0, 2, 3) + d(1, 4, 5, 6, 7)$


		$\bar{A}\bar{B}$	$\bar{A}B$	AB	$A\bar{B}$
		C			
		C̄	1	1	1

= $\Sigma m(1, 4, 5, 6, 7)$

Q) Consider the following Boolean function of four variables

$$f(w, x, y, z) = \Sigma m(1, 3, 4, 6, 9, 11, 12, 14)$$

- a) Independent of 1 variable
- b) 2
- c) 3
- d) Dependent of all "



HW

Q) $f(A,B,C,D) = \Sigma m(14,15,9,11,12)$

a) $B\bar{C}\bar{D} + \bar{A}\bar{C}D + \bar{A}\bar{B}D$

b) $AB\bar{C} + ACD + \bar{B}\bar{C}D$

c) $A\bar{C}\bar{D} + \bar{A}\bar{B}C + A\bar{C}\bar{D}$

d) $\bar{A}BD + A(\bar{C} + BC\bar{D})$

e) none of these

	$\bar{A}B$	AB	AB	$A\bar{B}$
$\bar{C}\bar{D}$	1	1	D	
$\bar{C}D$	1	1		1
$C\bar{D}$				

$B\bar{C}\bar{D} + \bar{A}\bar{C}D + A\bar{B}D$

11/2/22

Quine Maccasky Method

$y(A,B,C,D) = \Sigma m(0,1,3,7,8,9,11,15)$

Step 1: Represent given no. in Binary

Number (N)	A	B	C	D
0	0	0	0	0
1	0	0	0	1
3	0	0	1	1
7	0	1	1	1
8	1	0	0	0
9	1	0	0	1
11	1	0	1	1
15	1	1	1	1

Step 2: Form a group wi based on no. of one's .

Group	Term	A	B	C	D
group-0	0	0	0	0	0
group-1	(1)	0	0	0	1
	(8)	1	0	0	0
group-2	(3)	0	0	1	1
	(9)	1	0	0	1
group-3	7	0	1	1	1
	11	1	0	1	1
group-4	15	1	1	1	1

Step 3: With the above mentioned datable we need to match pair with one bit difference

Group	Pair	ABCD
group0	(0-1)	000-
	(0-8)	-000
group1	(1-3)	00-1
	(1-9)	-001
	(8-9)	100-
group2	(3-7)	0-11
	(3-11)	-011
	(9-11)	10-1
group3	(7-15)	-111
	(11-15)	1-11

Step 4:

Group	pair	ABCD
group0	(0-1-8-9)	-00-
	(0-8-1-9)	-00-
group1	(1-3-9-11)	-0-1
	(1-9-3-11)	-0-1
group2	(3-7-11-15)	--11
	(3-11-7-15)	--11

Step 5 :

$\text{group0} \rightarrow \bar{B}\bar{C}$	}	These are prime implicants
$\text{group1} \rightarrow A\bar{B}D$		
$\text{group2} \rightarrow CD$		


Step 6: Prime Implicants

	Prime Implicants	Minterm	0	1	3	7	8	9	11	15
	$\bar{B}\bar{C}$	0-1-8-9	(X)				(X)	X		
	$\bar{B}D$	1-3-9-11		X	X			X	X	
	$\bar{C}D$	3-7-11-15			X	(X)			X	(X)

Round up
1 Mark's
and draw
horizontal
lines

$$Y = \bar{B}\bar{D}\bar{C} + \bar{C}D$$

Verify with K-Map




$$Y = CD + \bar{B}\bar{C}$$

Combinational circuit and Sequential circuit


Combinational
ckt

Sequential
ckt

- O/p is only depends on present i/p
- O/p is depend on present i/p and past o/p



- No feedback
- No memory



It has either feedback/memory

Ex:- Half Adder / Full Adder

= Half subtractor / Full subtractor

MUX / DEMUX

Encoder / Decoder

Code Counter

Ex:- C

flipflop

Designing of combinational ckt

$i/p = \boxed{ } \Rightarrow o/p$

Step 1: Determine and define total inputs and total outputs of the circuit

Step 2: Make truth table that defines relationship in between input and output

Step 3: Determine boolean equation using kmap.

Step 4: Based on boolean equation we can form circuit

① The minimum function that can detect "division by 2" with

8421 BCD [$D_8 D_4 D_2 D_1$] is given by —

A	B	C	D	
D_8	D_4	D_2	D_1	Y (Divisible by 2)
0	0	0	0	1
0	0	0	1	0
0	0	1	0	1
0	0	1	1	0
0	1	0	0	1
0	1	0	1	0
1	1	0	0	1
0	1	1	0	0
1	0	0	0	1
1	0	0	1	0
1	0	1	0	-X
1	1	1	1	-X

$D_8 D_4$	00	01	11	10	$\bar{D}_3 D_1$
$D_2 D_1$	00	01	X	1	
00	1	1	X	1	$\bar{D}_3 D_1$
01	0	0	X	0	
11	0	0	X	X	
10	1	1	X	X	$\bar{D}_3 D_1$

$$Y = \bar{D}_3$$

② The minimal function that can detect "divisible by 3"

with 8421 BCD [$D_8 D_4 D_2 D_1$] is given by —

$$0 \rightarrow \bar{D}_1 \bar{D}_2 \bar{D}_4 \bar{D}_8$$

$$11, 13, 15 \rightarrow D_1 D_8$$

$$3, 11 \rightarrow D_1 D_2 \bar{D}_4$$

$$6, 14 \rightarrow \bar{D}_1 D_2 D_4$$


$D_8 D_4$	00	01	10	11
$D_2 D_1$	00	01	11	10
00	1	0	X	0
01	0	0	X	1
11	0	0	X	X
10	1	1	X	X

$$9, 11, 13, 15 \rightarrow D_1 D_8$$


or

$$9, 11 \rightarrow D_1 \bar{D}_4 D_8$$

$$Y = D_1 D_8 + \bar{D}_1 D_2 D_4 + D_1 \bar{D}_2 \bar{D}_4 + \bar{D}_1 \bar{D}_2 \bar{D}_4 \bar{D}_8$$



Redundant gate



gate 1 = $(\bar{A} + B + \bar{C}) \rightarrow \times$ no need, all we have in others

gate 2 = $A + B + \bar{C}$


gate 3 = $\bar{A} + \bar{B} + C$

→ Gate 1 is Redundant

We can get the same output by removing that gate

12/2/22


① What is redundant gate in the given combinational dkt?



$$\text{gate 1: } \overline{ABC} = \bar{A} + B + \bar{C} \rightarrow \text{Redundant gate}$$

$$\text{gate 2: } \overline{ABC} = A + B + \bar{C}$$

$$\text{gate 3: } \overline{ABC} = \bar{A} + \bar{B} + C$$



Find the redundant gate in the following combinational circuit


Why it is a combinational CKT. Becoz no feedback

$$\text{gate 1: } \overline{xyz} = \bar{x} + y + z$$

$$\text{gate 2: } \overline{xyz} = \bar{x} + y + \bar{z} \rightarrow \text{Redundant gate}$$

$$\text{gate 3: } \overline{xyz} = \bar{x} + \bar{y} + \bar{z}$$

Gate 2 is Redundant



$$\text{gate 1: } A + \bar{B} + C \checkmark \text{ Redundant gate}$$


$$\text{gate 2: } A + B̄ + C$$

$$\text{gate 3: } \bar{A} + \bar{B} + \bar{C}$$

Gate 1 is Redundant


Half Adder

> Half adder - two bit addition ckt




A	B	S	C
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1


K-Map of sum



Carry k-Map




Half Adder ckt




Full Adder ckt


> Full Adder - three bit addition ckt



A	B	C	S	C
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1




$$\begin{aligned}
 \text{Sum} &= \bar{A}\bar{B}C + \bar{A}B\bar{C} + ABC + A\bar{B}\bar{C} \\
 &= \bar{A}(\bar{B}C + B\bar{C}) + AC(BC + \bar{B}\bar{C}) \\
 &= \bar{A}(B \oplus C) + A(B \odot C) \\
 &= \bar{A}(B \oplus C) + A(\overline{B \oplus C}) \\
 &= A \oplus B \oplus C
 \end{aligned}$$





$$\text{Carry}_o = CB + AB + AC$$

Ckt



Full Adder

Full Adder ckt using Half Adder




$$S_H = A \oplus B$$

$$C_H = AB$$

$$S_F = A \oplus B \oplus C$$

$$C_F = AB + BC + CA$$



$$S_{H1} = A \oplus B$$

$$C_{H1} = AB$$

$$S_{H2} = S_{H1} \oplus C$$

$$= A \oplus B \oplus C = S_F$$

$$C_{H2} = S_{H1} \cdot C$$

$$= (A \oplus B) C$$

$$= (\bar{A}B + \bar{A}B) C$$

$$= \bar{A}BC + \bar{A}BC$$

$$C_O = C_{H1} + C_{H2}$$

$$= AB + A\bar{B}C + \bar{A}BC \rightarrow$$

$$= AB + B(C + \bar{A})$$

$$= A(B + \bar{B}C) + \bar{A}BC$$

$$= A(\bar{B} + C) + \bar{A}BC$$

$$= AB + C(A + \bar{A}B)$$

$$= AB + C(A + B)$$



$$= AB + AC + BC$$



K.MOP

	$\bar{A}B$	$\bar{A}B$	AB	AB
\bar{C}		1		
C	1	1	1	1

$$\bar{A}B + BC + CA$$

Half Adder by Nand gate





BCD Adder

BCD data $A \rightarrow \text{BCD data}$
 $B \rightarrow \text{BCD data}$

C_S [if $S < 9$]
 $+G$ [if $S > 9$]

$0110 = 6$

C	S_3	S_2	S_1	S_0	
0	0	0	0	0	-0
0	0	0	0	1	-1
:					
0	1	0	0	1	-9
:					
0	1	1	1	1	-15
1	0	0	0	0	-16
1	0	0	0	1	-17
1	0	0	1	0	-18

$\left. \begin{matrix} \\ \\ \\ \end{matrix} \right\} S < 9$

$\left. \begin{matrix} \\ \\ \\ \end{matrix} \right\} S \geq 9$

$c_y = 0$



$c_y = 1$

I's subtractor using parallel adder

$$A - \text{binary} = A_B$$

$$B - \text{I's comp} = \bar{B}$$


if carry 1 (Result +ve) $R = C + c_y$
 carry 0 (Result -ve) $R = \text{I's comp of } C$



Half Subtractor - a bit subtraction

$\begin{array}{r} y \\ \underline{-} x \\ \text{Diff} \\ \text{Borrow} \end{array}$

x	y	D	B
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0



Borrow


\bar{x}	x
0	0
(1)	0

$\bar{x}y$

$x-y$	$y-x$
$\bar{x}y$	$x\bar{y}$

$B = \bar{x}y$ $B = x\bar{y}$

Ckt



(Q)

$$\begin{array}{l} P \xrightarrow{\text{Operation}} P \oplus Q \\ Q \xrightarrow{\text{Operation}} \bar{Q}P \end{array}$$

Operation = $Q-P$


$$\begin{array}{l} P \xrightarrow{\quad} \bar{P} \oplus \bar{Q} \\ Q \xrightarrow{\quad} Q\bar{P} \end{array}$$

Operation = $P-Q$



$$\begin{aligned} \bar{P} \oplus \bar{Q} &= \bar{P}\bar{Q} + \bar{P}\bar{Q} \\ &= Q\bar{P} + P\bar{Q} \\ &= P \oplus Q \end{aligned}$$

Half Adder using half subtractor


Half Adder



Half Subtractor



$$\begin{aligned} \overline{x-y} &= \overline{x} \oplus \overline{y} \\ &= \overline{xy} + \overline{x}\overline{y} \\ &= xy + \overline{x}\overline{y} = x \oplus y \end{aligned}$$




if $y > x$

$y - x$


Half subtractor

$(x-y)$


Half subtractor using Half Adder




$(x-y)$





$(x+y)$





$$\begin{aligned} \overline{x-y} &= \overline{x} \oplus \overline{y} \\ &= \overline{x} \oplus \overline{x+y} \\ &= \overline{x} \oplus \overline{x} \oplus \overline{x+y} \\ &= \overline{x} \oplus \overline{x+y} = \overline{x} \oplus \overline{x+y} \end{aligned}$$







14/2/22

Full Adder using Half Subtractor



Half adder
using half subtractor



Full Adder
using Half subtractor

Full Subtractor

$$(A-B-C) \text{ or } (A-(B+C))$$

ABC	D	B
000	0	0
001	1	1
010	1	1
011	0	1
100	1	0
101	0	0
110	0	0
111	1	1


A	B	C	0	1
0	0	0	1	0
1	0	1	0	1

$$\begin{aligned} D &= \bar{A}\bar{B}C + \bar{A}B\bar{C} + ABC + A\bar{B}\bar{C} \\ &= A \oplus B \oplus C \end{aligned}$$

C	0	1	0	1
0	0	1	1	0
1	1	0	0	1

$$B = \bar{A}B + \bar{A}C + BC$$

$$\begin{array}{c} A \\ \oplus \\ B \\ \oplus \\ C \\ \hline D \end{array} \quad D = A \oplus B \oplus C$$



Full subtractor using full Adder

Full subtractor

$$A = B + C$$

$$D = A \oplus B \oplus C$$

$$B = \bar{A}B + \bar{A}C + BC$$

Full Adder

$$A + B + C$$

$$S = A \oplus C \oplus B$$

$$C = AB + BC + CA'$$

$$\begin{array}{ccc} A & \xrightarrow{\text{FA}} & S = A \oplus B \oplus C \\ B & & \\ C & & C = AB + BC + CA \end{array}$$

$$\begin{array}{ccc} A & \xrightarrow{\text{FA}} & S = \bar{A} \oplus B \oplus C \\ B & & \\ C & & C = \bar{A}B + BC + C\bar{A} \end{array}$$

$$\begin{array}{ccc} A & \xrightarrow{\text{FA}} & \overline{\bar{A} \oplus B \oplus C} = A \oplus B \oplus C \\ B & & \\ C & & C = \bar{A}B + BC + C\bar{A} \end{array}$$

$$\begin{aligned} & \bar{A} \oplus \bar{B} \oplus \bar{C} \\ & \bar{A}[\bar{B} \bar{C}] + \bar{A}[\bar{B} \oplus \bar{C}] \\ & \bar{A}[\bar{B} \oplus \bar{C}] + \bar{A}[B \oplus C] \\ & A \oplus B \oplus C \end{aligned}$$

→ XOR gate has inverter transfer characteristics from o/p to i/p and viceversa

Full Adder using Full subtractor

full Adder

$$= A + B + C$$

$$S = A \oplus B \oplus C$$




$$C = \bar{A}B + BC + CA$$

full subtractor

$$= A - (B + C)$$

$$D = A \oplus B \oplus C$$

$$B = \bar{A}B + \bar{A}C + BC$$



XOR gate characteristics to transfer inverter from i/p to o/p and vice versa

Full subtractor using half subtractor

Full subtractor

$$A - (B + C)$$

$$D = A \oplus B \oplus C$$


$$B_o = \bar{A}B + L\bar{A} + BC$$

FuHalf subtractor

$$A - B$$

$$D = A \oplus B$$

$$B = \bar{A}B$$



$$D_1 = A \oplus B$$

$$B_{o1} = \bar{A}B$$

HS₂

$$D_2 = A \oplus B \oplus C$$

$$B_{o2} = \overline{D_1}C$$

$$= \overline{AB} + \overline{ABC}$$

$$= (AB + \bar{A}\bar{B})C$$

$$= ABC + \bar{A}\bar{B}C$$

$$B_{o1} + B_{o2} = \bar{A}B + ABC + \bar{A}\bar{B}C$$

$$= B(\bar{A} + AC) + \bar{A}\bar{B}C$$

$$= B(\bar{A} + C) + \bar{A}\bar{B}C$$

$$= \bar{B}\bar{A} + BC + \bar{A}\bar{B}C$$


$$= \bar{A}(B + \bar{B}C) + BC$$

$$= \bar{A}\bar{B} + \bar{A}C + BC$$

$\bar{A}\bar{B}$	$\bar{A}B$	AB	$A\bar{B}$
1	1	1	1


$$\bar{A}\bar{B} + \bar{A}C + BC$$

Parallel subtractor using Full subtractor



16/2/22

Two bit Multiplier using Half Adder



$$\begin{array}{r}
 A_0 \quad BA_1 \\
 B_0 \quad B_1 \\
 \hline
 C_1 \quad B_0A_0 \quad B_1A_1 \\
 C_2 \quad B_0A_0 \quad B_1A_1 \quad X
 \end{array}$$


$$\begin{array}{r}
 A_1 \quad A_0 \\
 B_1 \quad B_0 \\
 \hline
 C_1 \quad B_0A_1 \quad B_0A_0 \\
 C_2 \quad B_1A_1 \quad B_1A_0 \quad X
 \end{array}$$

$$P_0 = B_0A_0$$

$$P_1 = HA_1 [B_0A_1, B_1A_0]$$

$$P_2 = HA_2 [C_1, A_1B_1]$$

$$P_3 = \underline{C_2} - HA_2$$



Verified : 0110

Excess 3 Addition For parallel Adder

Step 1: Take two excess 3 data A, B.

Data A		Data B
A ₃ A ₂ A ₁ A ₀		B ₃ B ₂ B ₁ B ₀

Step-2: Add two A & B

$$A+B = S \quad (\text{Assume as } s)$$

$$A+B = S \quad (\text{carry } c)$$

check c

$$\begin{array}{r} c=0 \quad \text{or} \quad c=1 \\ s-3 \\ -3 \\ \hline 0011 \\ \text{complement} \end{array}$$


$$\begin{array}{r} 1100 + 1 \\ \hline 1101 \end{array}$$

Data A

$$B_3 | A_2 | A_1 | A_0$$


Data B

$$B_3 | B_2 | B_1 | B_0$$



H.W
a) Design a reversible excess-3 adder and subtractor
→ try

2-bit comparators



A ₁ A ₀ B ₁ B ₀	A > B	A = B	A < B
0 0 0 0	0	1	0
0 0 0 1	0	0	1
0 0 1 0	0	0	1
0 0 1 1	0	0	1
0 1 0 0	1	0 1	1 0
0 1 0 1	0	0 1	0 0
0 1 1 0	0	0	1 1
0 1 1 1	0	0	1
1 0 0 0	1	0	0
1 0 0 1	1	0	0
1 0 1 0	0	1	0
1 0 1 1	0	0	1
1 1 0 0	1	0	0
1 1 0 1	1	0	0
1 1 1 0	1	0	0
1 1 1 1	0	1	0

A > B

K-map

		A ₁ A ₀	$\bar{A}_1\bar{A}_0$	A ₁ A ₀	A ₁ \bar{A}_0
		B ₁ B ₀	$\bar{B}_1\bar{B}_0$	B ₁ B ₀	\bar{B}_1B_0
		0 0	1 4	1 2	1 8
		0 1	0 5	1 3	1 9
		0 3	0 7	0 15	0 11
		0 2	0 6	1 4	0 10


$$A_1\bar{B}_1 + A_0\bar{B}_1\bar{B}_0 + A_1\bar{A}_0\bar{B}_0$$

A = B


K-map

1		
	1	
		1
		1


$$\bar{A}_1\bar{A}_0\bar{B}_1\bar{B}_0 + \bar{A}_1\bar{A}_0\bar{B}_1B_0 + A_1\bar{A}_0B_1B_0 \\ + A_1\bar{A}_0B_1\bar{B}_0$$



$$\{ \bar{A}_1\bar{B}_1 + \bar{A}_1\bar{A}_0\bar{B}_0 + \bar{A}_0\bar{B}_1\bar{B}_0 \}$$



Seventh segment Display Decoder



(now we are taking b_1)
both are cut

Digits	b_3	b_2	b_1	b_0	a	b	c	d	e	f	g
0	0	0	0	0	$\rightarrow 1$	1	1	1	1	1	0
1	0	0	0	1	$\rightarrow 0$	1	1	0	0	0	0
2	0	0	1	0	$\rightarrow 1$	1	0	1	1	0	1
3	0	0	1	1	$\rightarrow 1$	1	1	1	0	0	1
4	0	1	0	0	$\rightarrow 0$	1	1	0	0	1	1
5	0	1	0	1	$\rightarrow 1$	0	1	1	0	1	1
6	0	1	1	0	$\rightarrow 1$	0	1	1	1	1	1
7	0	1	1	1	$\rightarrow 1$	1	1	1	0	0	0
8	1	0	0	0	$\rightarrow 1$	1	1	1	1	1	1
9	1	0	0	1	$\rightarrow 1$	1	1	1	0	1	1

after that,
Don't care

(a)

b_3^2	$b_3\bar{b}_2, \bar{b}_3b_2, b_2b_2, b_3\bar{b}_2$
\bar{b}_1b_0	$1 \quad 0 \quad x \quad 1$
$\bar{b}_1\bar{b}_0$	$0 \quad 1 \quad x \quad 1$
$b_1\bar{b}_0$	$1 \quad 1 \quad x \quad x$
$b_1\bar{b}_0$	$1 \quad 1 \quad x \quad 1$

$$b_1 + b_3 + b_2b_0 + \bar{b}_0\bar{b}_2$$

(b)

\bar{b}_2
$\bar{b}_1\bar{b}_0$
b_1b_0
$1 \quad 1 \quad x \quad 1$
$1 \quad x \quad 1 \quad 1$
$1 \quad 1 \quad x \quad x$
$1 \quad x \quad x \quad x$

$$\bar{b}_2 + b_1b_0 + \bar{b}_1\bar{b}_0$$

(c)

b_2
\bar{b}_1
b_0
$1 \quad 1 \quad x \quad 1$
$1 \quad 1 \quad x \quad 1$
$1 \quad 1 \quad x \quad x$
$1 \quad x \quad x \quad x$

$$b_0 + \bar{b}_1 + b_2$$

(d)



$b_2^2\bar{b}_1$	b_3	Corners
$\bar{b}_1\bar{b}_0$	$1 \quad x \quad 1$	$= \bar{b}_0\bar{b}_2$
$1 \quad x \quad 1$	$x \quad 1$	
$1 \quad x \quad x$	$x \quad x$	
$1 \quad x \quad x$	$x \quad x$	
$b_1\bar{b}_2$	$x \quad x$	

$$b_3 + \bar{b}_0\bar{b}_2 + b_1\bar{b}_2 + b_2b_0\bar{b}_1 + b_1\bar{b}_2$$

(e)

1	x	1
	x	
	x	x
1	1	x
		x


$$\bar{b}_1\bar{b}_0 + \bar{b}_0\bar{b}_2$$



Carry Look Ahead adder (CLA)

> CLA adder is faster in terms of operational speed

> By Full adder when we have parallel adder, it takes propagation delay to have output



At first we need to design function of C_3, C_2, C_1, C_0 w.r.t C_{in} ,

Full adder B, A, C_0 and C_1

B, A, C_0	C_1
0 0 0	0
0 0 1	0
0 1 0	0
0 1 1	1
1 0 0	0
1 0 1	1
1 1 0	0
1 1 1	1

$$C_1 = B_1 A_1 C_0 + B_1 A_1 \bar{C}_0 + B_1 \bar{A}_1 C_0 + \bar{B}_1 \bar{A}_1 C_0$$

$$G = B_1 A_1 (C_0 + \bar{C}_0) + C_0 (B_1 \bar{A}_1 + \bar{B}_1 A_1)$$

$$= B_1 A_1 + C_0 (B_1 \oplus A_1) \quad \hookrightarrow \quad B_1 A_1$$

$$C_i^* = B_i^* A_i^* + C_{i-1}^* (B_i^* \oplus A_i^*)$$


$$\boxed{C_i^* = G_i^* + P_i C_{i-1}^*} \quad \begin{matrix} \text{General formula } G_i^* = A_i^* B_i^* \\ \text{formula } P_i^* = A_i^* \oplus B_i^* \end{matrix}$$

$$i=0 \quad C_0 = G_0 + P_0 C_{-1}^*$$


$$\begin{aligned} i=1 \quad C_1 &= G_1 + P_1 C_0 \\ &= G_1 + P_1 [G_0 + P_0 C_{-1}^*] \\ &= G_1 + P_1 G_0 + P_1 P_0 C_{-1}^* \end{aligned}$$


$$\begin{aligned} i=2 \quad C_2 &= G_2 + P_2 C_1 \\ &= G_2 + P_2 [G_1 + P_1 G_0 + P_1 P_0 C_{-1}^*] \\ &= G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_{-1}^* \end{aligned}$$

$$\begin{aligned} i=3 \quad C_3 &= G_3 + P_3 C_2 \\ &= G_3 + P_3 [G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_{-1}^*] \\ &= G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0 + P_3 P_2 P_1 P_0 C_{-1}^* \end{aligned}$$



Even parity generator / odd parity generator

i/p  o/p even parity generates parity = 1
when no. of 1's at i/p is odd.

i/p  o/p odd parity generator = 1
when no. of 1's at input are even


even parity

b_3	b_2	b_1	b_0	v/p	it makes no. of 1's = even
0	0	0	0	0	
0	0	0	1	1	
0	0	1	0	1	
0	0	1	1	0	
0	1	0	0	1	
0	1	0	1	0	
0	1	1	0	0	
0	1	1	1	1	
1	0	0	0	1	
1	0	0	1	0	
1	0	1	0	0	even = $b_0 \oplus b_1 \oplus b_2 \oplus b_3$
1	0	1	1	1	Parity
1	1	0	0	0	odd parity
1	1	0	1	1	$b_0 \oplus b_1 \oplus b_2 \oplus b_3$
1	1	1	0	1	$= b_0 \oplus b_1 \oplus b_2 \oplus b_3$
1	1	1	1	0	

18/2/22

Decoder Basics and 2x4 Decoder


Decoder decodes n input to 2^n outputs



If $E=0$, Decoder is disabled.


If $E=1$, Decoder is enabled.

2x4 Decoder




for any
AIB

A	B	E	\checkmark	y_0	y_1	y_2	y_3	if E=0, no matter what is there in I/P, o/p will be zero.
X	X	0		0	0	0	0	
0	0	1		1	0	0	0	
0	1	1		0	1	0	0	
1	0	1		0	0	1	0	
1	1	0		0	0	0	1	



* Decoder is used for chip selection, in microprocessors, in embedded systems, I_C.

3x8 Decoder




E is enable terminal

E=0, Decoder is disabled


E=1, Decoder is enabled.

A	B	C	
0	0	0	$-y_0=1$
0	0	1	$y_1=1$
0	1	0	$y_2=1$
0	1	1	$y_3=1$
1	0	0	$y_4=1$
1	0	1	$y_5=1$
1	1	0	$y_6=1$
1	1	1	$y_7=1$

E	A	B	C	y_0	y_1	y_2	y_3	y_4	y_5	y_6	y_7
0	X	X	X	0	0	0	0	0	0	0	0
1	0	0	0	1	0	0	0	0	0	0	0
1	0	0	1	0	1	0	0	0	0	0	0
1	0	1	0	0	0	1	0	0	0	0	0
1	0	1	1	0	0	0	1	0	0	0	0
1	1	0	0	0	0	0	0	1	0	0	0
1	1	0	1	0	0	0	0	0	1	0	0
1	1	1	0	0	0	0	0	0	0	1	0
1	1	1	1	0	0	0	0	0	0	0	1



Combinational circuit output waveform with delay at gates:



For A \rightarrow delay: 20nsec

B \rightarrow delay: 25nsec ✓


i) Find output waveform F

ii) Find total delay of given circuit


highest delay path is considered








21/2/22
Active low,
Active high,



Paths to reach F

$A \rightarrow F = 20 \text{ nsec}$ delay
 $B - Q - F = 25 \text{ nsec}$ delay
 $B - F \rightarrow 10 \text{ nsec}$ delay


Q. Combinational circuit, waveform with delay at gates



Delay = 25 nsec ✓ or
~~+5
30 nsec ✗~~

$$A - P - F = 20 \text{ nsec}$$

$$A - Q - F = 25 \text{ nsec}$$



$$AB = Q_{WD}$$

$$Q_W$$

10nsec

$$Q_D$$

10nsec

$$F_{WD}$$

10nsec

$$F_D$$

15nsec

A & B are given as - 25 nsec


Delay - 25 nsec

50 nsec

What is the actual delay time interval?


~~22/2/22~~
Priority encoder

- ① Basic
- ② Working
- ③ TT (Truth Table)
- ④ Gate




I_0
 I_1
 I_2
 I_3 from I_0 to I_3
Priority is increasing


I_3	I_2	I_1	I_0	Y_1	Y_0
0	0	0	0	X	X
0	0	0	1	0	0
0	0	1	X	0	1
0	1	X	X	1	0
1	X	X	X	1	1



$$Y_1 = I_3 + I_2$$



$$I_3 + I_1 \bar{I}_2 = Y_0$$




$$Y_0 = I_3 + \bar{I}_2 I_1$$

$$Y_1 = I_3 + I_2$$

Decimal to BCD encoder


Decimal [0 to 9]

BCD [0000 to 1101] encoder




ID	O/P			
	B ₃	B ₂	B ₁	B ₀
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1
8	1	0	0	0
9	1	0	0	1

$B_3 = ⑧ + ⑨$
 $B_2 = 4 + 5 + 6 + 7$
 $B_1 = 2 + 3 + 6 + 7$
 $B_0 = 1 + 3 + 5 + 7 + 9$
 $B_2 = ④ + ⑤ + ⑥ + ⑦$
 $B_1 = ② + ③ + ⑥ + ⑦$
 $B_0 = ① + ③ + ⑤ + ⑦ + ⑨$




Full adder using 3x8 decoder



x	y	z	s	c	O/p
0	0	0	0	0	m_0
0	0	1	1	0	m_1
0	1	0	1	0	m_2
0	1	1	0	1	m_3
1	0	0	1	0	m_4
1	0	1	0	1	m_5
1	1	0	0	1	m_6
1	1	1	1	1	m_7


$$S = m_1 + m_2 + m_4 + m_7$$

$$C = m_3 + m_5 + m_6 + m_7$$



25/2/22

Binary to Gray code converter



I/P			O/P		
B_2	B_1	B_0	g_2	g_1	g_0
0	0	0	0	0	0
0	0	1	0	0	1
0	1	0	0	1	1
0	1	1	0	1	0
1	0	0	1	0	1
1	0	1	1	0	1
1	1	0	1	1	1
1	1	1	1	0	0

G_2

	$B_2 B_1$	$\bar{B}_2 B_1$	$B_2 \bar{B}_1$	$\bar{B}_2 \bar{B}_1$
B_0	00	01	11	10
\bar{B}_0	0	0	1	-
B_0	1	0	0	1

$$G_2 = B_2 \oplus B_1$$

G_1


0	1	0	1
0	1	0	1
0	1	0	1

$$G_1 = \bar{B}_2 B_1 + B_2 \bar{B}_1 \\ = B_1 \oplus B_2$$





G_0

0	1	1	0
1	0	0	1
0	0	0	1

$$G_0 = \bar{B}_0 B_1 + B_0 \bar{B}_1 \\ = B_0 \oplus B_1$$



Multiplexer : selection line or pin.



MSI scale

Medium scale integration

① less Complex

② low cost

③ less wire/wiring

} Advantages.

- Application:
- ① Data selector
 - ② Switch
 - ③ Combinational circuit

Type :

$[2^n \times 1]$ MUX

$n=1 \rightarrow [2 \times 1]$ MUX

$n=2 \rightarrow [4 \times 1]$ MUX

$n=3 \rightarrow [8 \times 1]$ MUX


$n=4 \rightarrow [16 \times 1]$ MUX

$n=5 \rightarrow [32 \times 1]$ MUX

2×1 Multiplexer

$[2 \times 1]$ MUX


$m=1$



E	S	Y
0	x	0
1	0	I_0
1	1	I_1

$$y = I_0 \bar{S}E + I_1 SE$$


$$= E [I_0 \bar{S} + I_1 S]$$



4x1 MUX


$[2^2 \times 1]$ MUX

$n=2$




E	S ₁	S ₀	Y
0	x	x	0
1	0	0	I ₀
1	0	1	I ₁
1	1	0	I ₂
1	1	1	I ₃

$$Y = E \left[\bar{S}_1 \bar{S}_0 I_0 + \bar{S}_1 S_0 I_1 + S_1 \bar{S}_0 I_2 + S_1 S_0 I_3 \right]$$




8x1 MUX

$n=3$



E	S ₂	S ₁	S ₀	Y
0	X	X	X	0
1	0	0	0	I ₀
1	0	0	1	I ₁
1	0	1	0	I ₂
1	0	1	1	I ₃
1	1	0	0	I ₄
1	1	0	1	I ₅
1	1	1	0	I ₆
1	1	1	1	I ₇

$$Y = E \left[\bar{S}_2 \bar{S}_1 \bar{S}_0 I_0 + S_2 \bar{S}_1 S_0 I_1 + \bar{S}_2 S_1 \bar{S}_0 I_2 + \bar{S}_2 S_1 S_0 I_3 + S_2 \bar{S}_1 \bar{S}_0 I_4 + S_2 \bar{S}_1 S_0 I_5 + S_2 S_1 \bar{S}_0 I_6 + S_2 S_1 S_0 I_7 \right].$$



MUX Tree

- MUX tree is used to obtain higher order mux using lower order mux

Q. How many 2x1 Mux is required to get 64x1 MUX

$$\begin{aligned}
 \frac{64}{2} &= 32 \\
 &\downarrow \\
 \frac{32}{2} &= 16 \\
 &\downarrow \\
 \frac{16}{2} &= 8 \\
 &\downarrow \\
 \frac{8}{2} &= 4 \\
 &\downarrow \\
 \frac{4}{2} &= 2 \\
 &\downarrow \\
 \frac{2}{2} &= 1
 \end{aligned}
 \quad
 \begin{aligned}
 &= 32 + 16 + 8 + 4 + 2 + 1 \\
 &= \underline{\underline{63}}
 \end{aligned}$$

Q2) How many 8x1 mux required to get 64x1 mux

$$\frac{64}{8} = 8 \quad 8+1=9.$$

$$\frac{8}{8} = 1$$

Q3) How many 4x1 mux required to get make 32x1 mux

$$\frac{32}{4} = 8 \quad 8+2=10+1=11.$$

$$\frac{8}{4} = 2$$

$$\frac{2}{4} = 0.5 < 1, \text{ consider } 1$$

28/2/22

Design 4x1 MUX using 2x1 MUX


① How many 2x1 MUX is required to get 4x1 MUX

$$= \frac{4}{2} = 2 \quad 2+1 = 3.$$

$$\frac{2}{2} = 1$$

If you have 4x1 MUX, then there are two selection line,

S_1	S_0	Y
0	0	I_0
0	1	I_1
1	0	I_2
1	1	I_3




Q Design 8x1 MUX using 2x1 MUX

$$\frac{8}{2} = 4$$

$$\frac{4}{2} = 2 \Rightarrow 4+2+1=7$$

$$\frac{2}{2} = 1$$

S_2	S_1	S_0	Y
0	0	0	I_0
0	0	1	I_1
0	1	0	I_2
0	1	1	I_3
1	0	0	I_4
1	0	1	I_5
1	1	0	I_6
1	1	1	I_7





Q. 8x1 MUX using 4x1 MUX

$$\frac{8}{4} = 2 \quad 2+1=3.$$


Same truth table

$$\frac{2}{4} = 0.5$$





X
Gate functionality
is not much preferred



S_2, S_1, S_0
1 0 1

O/P = ?


I₅

explanation
is compulsory !

SOP implementation by MUX


① Function $f(A, B, C, D) = \sum m(0, 3, 6, 9, 11, 13)$ design it by ux1 MUX.


② Kmap



③ $S_1, S_0 | Y$


S_1	S_0	Y
0	0	I ₀
0	1	I ₁
1	0	I ₂
1	1	I ₃






② Function $F(A, B, C, D) = \sum m(1, 4, 6, 8, 9, 13, 14)$ make it by 4x1 MUX

K-map




S_1, S_0	Y
0 0	I_0
0 1	I_1
1 0	I_2
1 1	I_3





2/8/22

full adder using 4x1 MUX

X	Y	Z	S	C_0
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1



S_1, S_0	$Y \Rightarrow$
0 0	$I_0 = Z$
0 1	$I_1 = \bar{Z}$
1 0	$I_2 = \bar{Z}$
1 1	$I_3 = Z$




Full adder using 2x1 MUX

x	y	z	s	C_o
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

S_o	$Y = s$
0	$I_0 = \bar{x}y + x\bar{y}$
1	$I_1 = \bar{x}\bar{y} + x\bar{y}$


$$\begin{aligned}
 S_o &| Y = s \\
 0 & I_0 = \bar{x}y + x\bar{y} \rightarrow \bar{x} \oplus y \\
 1 & I_1 = \bar{x}\bar{y} + x\bar{y} \rightarrow \overline{x \oplus y}
 \end{aligned}$$



Carry


S_o	$Y = s$
0	$I_0 = \bar{x}y$
1	$I_1 = \bar{x}\bar{y} + x\bar{y} + xy$

$$\begin{aligned}
 S_o &| Y = s \\
 0 & I_0 = \bar{x}y \\
 1 & I_1 = \bar{x}\bar{y} + x\bar{y} + xy \\
 &= y(\bar{x} + x) + x\bar{y} \\
 &= y + x\bar{y} = y + \bar{x}l
 \end{aligned}$$



Boolean function from Multiplexer circuit


(Q1)



PG	F
00	0
01	1
10	1
11	0

$$\begin{aligned}
 F &= \bar{P}\bar{Q}_0 + \bar{P}Q_1 + P\bar{Q}_0 + P\bar{Q}_1 \\
 &= \bar{P}Q + P\bar{Q} \\
 &= P \oplus Q
 \end{aligned}$$

(Q2)



$$\text{if } B=0, E=C$$

$$\text{if } B=1, E=\bar{C}$$

B	E
0	C
1	\bar{C}

$$\begin{aligned}
 E &= \bar{B}C + B\bar{C} \\
 &= B \oplus C
 \end{aligned}$$

E	F
0	0
1	1

$$F = E \cdot 0 + EA$$


$$= EA$$

$$= (B \oplus C)A = A\bar{B}C + A\bar{B}\bar{C}$$

$$\text{if } \bar{A}, F = E\bar{A}$$

$$= (B \oplus C)\bar{A}$$

$$= \bar{A}\bar{B}C + \bar{A}\bar{B}\bar{C}$$




A	B	$\bar{A}B$	$\bar{A}\bar{B}$	AB	$A\bar{B}$
0	0	1	0	0	1
0	1	0	1	1	0
1	0	1	1	0	1
1	1	0	0	1	0

$$y \Rightarrow \bar{A}\bar{C} + AC$$

$$= A \oplus C$$

A	B	y
0	0	1
0	1	0
1	0	0
1	1	1


$$\begin{aligned} &= \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}C + A\bar{B}C \\ &+ ABC \\ &= \bar{A}\bar{C}(\bar{B}+B) + AC(\bar{B}+B) \\ &= \bar{A}\bar{C} + AC \\ &= A \oplus C \end{aligned}$$



S ₁	S ₀	A	B	y
0	0	0	0	0
0	1	0	0	0
1	0	1	0	1
1	1	0	0	0

$$\begin{aligned} &= (\bar{A}\bar{B} + \bar{A}B)C + AB \\ &= \bar{A}C + AB \end{aligned}$$

Identification of logic gate from Multiplexer circuit




$$F = \bar{A}B + A\bar{B}$$

$$F = A \oplus B$$


"XOR gate"

A	B	y
0	0	0
0	1	1
1	0	1
1	1	0





$$F = AB$$

"AND gate"



Examples based on Multiplexer, combinational ckt in digital electronics :-



↓

Summation of mean term

$$= 0 + \overline{AB} + 0 + A\overline{B} + A\overline{B}$$

$$= B + A\overline{B}$$

$$= B + A$$

~~$\overline{AB}(c+\overline{c}) + A\overline{B}(c+\overline{c}) + AB(c+\overline{c})$~~

$$= \overline{ABC} + \overline{AB}\overline{C} + A\overline{B}\overline{C} + A\overline{B}\overline{C} + ABC + AB\overline{C}$$

$$= \sum m(3, 2, 5, 4, 7, 6)$$

Summation of mean term


$$\Sigma m(1, 2, 3)$$

$$= \overline{\Sigma} m(0)$$

A	B	mean
0	0	$\bar{A}\bar{B} - m_0$
0	1	$\bar{A}B - m_1$
1	0	$A\bar{B} - m_2$
1	1	$AB - m_3$

③ Function $F(A, B, C, D)$ can be expanded as

- a) $\Sigma m(3, 8, 9, 10)$
- b) $\Sigma m(3, 8, 10, 4)$
- c) $\Sigma \Pi(0, 1, 2, 4, 5, 6, 7, 11, 12, 13, 15)$
- d) $\Pi(0, 1, 2, 4, 5, 6, 9, 10, 12, 13, 15)$.



A	B	C	F
0	0	0	0
0	0	1	D
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	D
1	1	0	0
1	1	1	0

$$F = \bar{A}\bar{B}CD + A\bar{B}C\bar{D} + A\bar{B}\bar{C}\bar{D}$$

$$= \Sigma m(3, 10) \oplus \downarrow \bar{A}\bar{B}\bar{C}(D + \bar{D})$$

$$\bar{A}\bar{B}\bar{C}D + \bar{A}\bar{B}\bar{C}\bar{D}$$

$$= \Sigma m(3, 8, 9, 10)$$

9
↓
8

④ Find the correct statement


A. Multiplexer.

- ↗ select one of many input & transmit on single o/p
- ↘ Routs the data from single i/p to many o/p.
- ↗ It converts parallel data to serial data
- ↗ It is a combinational ck.

⑤ If function $g = abc\bar{c}$ then find the o/p f

- a) $a \oplus y$
- b) $a \oplus b \oplus \bar{y}$
- c) $y \oplus E + \bar{a} \bar{y}$

d) None of these.




according	$\begin{array}{ c c }\hline a & a \\ \hline 1 & 0 \\ \hline 0 & 1 \\ \hline \end{array}$
to g func tion	$\begin{array}{ c c }\hline a & 0 \\ \hline 0 & 1 \\ \hline \end{array}$


$$a = \bar{a} E \quad c = a$$

$$\begin{aligned} y &\mid f \\ \hline 1 & a \\ 0 & b. \end{aligned} \quad g = a \bar{b} \bar{c} + \bar{a} b \bar{c} \\ f = yb + \bar{y}a &= yx + \bar{y} \bar{x} \\ &= ya + \bar{y}b \\ &= y \bar{a} E + \bar{y} a \end{aligned}$$

$$\begin{aligned} g &= abc\bar{c} \\ &= ab\bar{a} + a\bar{a} \\ &= aE \end{aligned}$$



(2).




$$AB + \bar{A}\bar{B} = Y$$

XNOR
Coincidence logic

Demultiplexer and 1 to 2 DeMUX


- It is having reverse operation to that of MUX
- Basic form of DEMUX $[1 \times 2^n]$ DeMUX
- Demux uses to parallel converter.



$E=0$, then $O/p \rightarrow 0$

$E=1$, operation will be there in Demux.


1 to 2 DEMUX




		Y_0	Y_1
E	S	0	0
0	0	1	0
1	0	0	1

$Y_0 = IE\bar{S}$

$Y_1 = IES$.



1 to 4 DeMUX




E	S ₂	S ₁	S ₀	Y ₀	Y ₁	Y ₂	Y ₃
0	X	X	0	0	0	0	0
1	0	0	1	0	0	0	0
1	0	1	0	1	0	0	0
1	1	0	0	0	0	1	0
1	1	1	0	0	0	1	1

$$Y_0 = IE\bar{S}_1\bar{S}_0$$


$$Y_1 = IE\bar{S}_1S_0$$

$$Y_2 = IE\bar{S}_1S_0$$

$$Y_3 = IE\bar{S}_1S_0$$



1x8 DeMUX



F	S ₀	S ₁	S ₂	y ₀ y ₁ y ₂ y ₃ y ₄ y ₅ y ₆ y ₇
0	X	X	X	0 0 0 0 0 0 0 0
1	0	0	0	1 0 0 0 0 0 0 0
1	0	0	1	0 1 0 0 0 0 0 0
1	0	1	0	0 0 1 0 0 0 0 0
1	0	1	1	0 0 0 1 0 0 0 0
1	1	0	0	0 0 0 0 1 0 0 0
1	1	0	1	0 0 0 0 0 1 0 0
1	1	1	0	0 0 0 0 0 0 1 0
1	1	1	1	0 0 0 0 0 0 0 1

$$y_0 = I F \bar{S}_2 \bar{S}_1 \bar{S}_0$$

$$y_1 = I S I F \bar{S}_2 \bar{S}_1 \bar{S}_0$$

$$y_2 = I F \bar{S}_2 S_1 \bar{S}_0$$


$$y_3 = I F \bar{S}_2 S_1 S_0$$

$$y_4 = I F S_2 \bar{S}_1 \bar{S}_0$$

$$y_5 = I F S_2 \bar{S}_1 S_0$$

$$y_6 = I F S_2 S_1 \bar{S}_0$$

$$y_7 = I F S_2 S_1 S_0$$




Full Subtractor using 1x8 DeMux :


	A	B	Bin	D	B_o
m_0	0	0	0	0	0
m_1	0	0	1	1	1
m_2	0	1	0	1	1
m_3	0	1	1	0	1
m_4	1	0	0	1	0
m_5	1	0	1	0	0
m_6	1	1	0	0	0
m_7	1	1	1	1	1

is $\leftarrow D = \sum m(1, 2, 4, 7)$



$B_o = \sum m(1, 2, 3, 7)$



S_2	S_1	S_0	y_0	y_1	y_2	y_3	y_4	y_5	y_6	y_7
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
1	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1



DeMUX as Decoder





i/p $I = 1$ A B
 $S_1, S_0 = I_0, I_1$
 then Demux = Decoder

Implementation of Boolean expression using demux.

- $F(A, B, C, \bar{B}) = \sum m(1, 3, 6, 7)$ by 1x8 Demux.

$$\text{DeMUX} = [1 \times 2^n]$$



Q. Implement $f(A_1B_1C) = AB + B\bar{A} + C$ using 1x8 DeMux.


	\bar{B}	\bar{AB}	AB
\bar{C}	0	01	10
C	1	11	11
	1	1	1

$$f(A_1B_1C) = \Sigma m(1, 2, 3, 5, 6, 7)$$

1x8 DeMux


$\hookrightarrow (1 \times 2^3)$ Demux

$$n=3$$





Boolean expression of function using DeMux

$$y = AB + \bar{A}\bar{B} \quad (1 \times 4)$$




Sequential circuit

- Sequential ckt is a combination of circuit and memory.



- In sequential ckt, present o/p is depending on present i/p & past o/p.

it depends on present i/p & past o/p.



Example of sequential circuits : Flip flop
counter
Register → all are useful for storage.

Classification of sequential ckt.


- ① Synchronous SC → All memory element will be given same clock pulse.
- ② Asynchronous SC

↓
memory element are working with diff. clock pulse.

4/3/22

Clock and Triggering by clock in sequential clock

- Clock is signal, used in digital ckt




$$\text{Duty cycle } D = \frac{T_{ON}}{T}, \text{ usually } 0.5$$

$$= \frac{T/2}{T} = \frac{1}{2} = 0.5$$

$$\text{Frequency } F = \frac{1}{T}$$



Operational speed and transition of state is fined define by clock in sequential circuit



- O/p of circuit is defined
- O/p state will change wrt clock

There are two types of clock triggering


- 1) Edge trigger clock
- 2) Level trigger clock



ET

- Clock raise from low to high, trigger - +ve edge trigger
- Clock goes falls from high to low, trigger - -ve ET
- During clock is high triggered referred to be +ve LT
low triggered referred to -ve LT

SR Flipflops



S → set


R → Reset

CLK → \rightarrow (tve) ET
CLL → \rightarrow (vve) ET

CLK → \rightarrow (tve) LT
CLK → \rightarrow (vve) LT


Latch & Flip flop differences

Latch



- It does not have clock in its internal circuit
- It checks inputs continuously and changes output correspondingly


Flip flop



- It has clock in its with its internal ckt
- It checks i/p continuously and changes o/p with respect to clock signal.

- Latch is sensitive to i/p signal.
 - Follows level triggering
 - It cannot be used as register
 - It is Asynchronous ckt
 - It is less complex and need less power
 - faster
- If is sensitive to i/p and clock signals
 - Follows edge triggering.
 - It can be used as register
 - It can be synchronous ckt
 - It is more complex and need more power
 - slower

SR latch using NOR gate




$$\begin{array}{lll}
 S=1, R=0 & Q=1 & \bar{Q}=0 \\
 S=0, R=0 & Q=1 & \bar{Q}=0 / Q=0, \bar{Q}=1 \\
 S=0, R=1 & Q=0 & \bar{Q}=1
 \end{array}$$

→ memory

Condition is violating.
If $S=1, R=1$ $Q=0, \bar{Q}=0$. X [Not possible]
or invalid.

S R	Q	\bar{Q}
0 0	memory	
0 1	0 1	
1 0	1 0	
1 1	invalid	

SR latch using NAND gate




not possible ←

$$\begin{array}{lll}
 S=1, R=0, & Q=0, \bar{Q}=1 \\
 S=1, R=1, & Q=0, \bar{Q}=1 / \\
 & Q=1, \bar{Q}=0 \\
 S=0, R=1 & Q=1, \bar{Q}=0 \\
 S=0, R=0 & Q=1, \bar{Q}=1
 \end{array}$$

S	R	Q	\bar{Q}
0	0	Invalid	
0	1	1	0
1	0	0	1
1	1	Memory	

15/3/22

Truth table, characteristics table & Excitation table of Flip flop



Q and \bar{Q} will be not change for all flip flop but diff FF
i/p terminal will change

Truth Table

CLK	I _n	Q	\bar{Q}

next state


CLK IN	Q _{n+1}

Characteristics table:

Excitation table:

Q _n	Q _{n+1}	S R

Q _n	S	R	Q _{n+1}



$$S^* = \overline{S \cdot CLK} = \overline{S} + \overline{CLK}$$



$$R^* = \overline{R \cdot CLK} = \overline{R} + \overline{CLK}$$

S^*	R^*	Q	\bar{Q}
0	0	Invalid	
0	1	1	0
1	0	0	1
1	1	Memory	

CLK	S	R	Q	\bar{Q}
0	x	x	Memory	
1	0	0	Memory	
1	0	1	0	1
1	1	0	1	0
1	1	1	Invalid	

CLK	S	R	Q_{n+1}
0	x	x	Q_n
1	0	0	Q_n
1	0	1	0
1	1	0	1
1	1	1	Invalid


D-Flip flop (Data flipflop)



CLK	S	R	Q_{n+1}
0	X	X	Q_n
1	0	0	Q_n
1	0	1	Q_n
1	1	0	0
1	1	1	Invalid

SR-characteristics table

Q_n	S	R	Q_{n+1}
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	Invalid
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	Invalid.



$$Q_{n+1} = S + Q\bar{R}$$

Excitation table \rightarrow write by characteristic table

Q	Q_{n+1}	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0

D-characteristic table:-

CLK	D	Q_{n+1}
0	x	Q_n
1	0	0
1	1	1


Q_n	D	Q_{n+1}
0	0	0
0	1	1
1	0	0
1	1	1

Excitation table:-

$$Q_{n+1} = D.$$

Q_n	Q_{n+1}	D
0	0	0
0	1	1
1	0	0
1	1	1

JK Flipflop



$$CLK=1, J=1, K=1$$

$$Q=0, \bar{Q}=1$$

CLK	S	R	Q	\bar{Q}
0	x	x	M	
1	0	0	M	
1	0	1	0	1
1	1	0	1	0
1	1	1	M	

invalid.

CLK	J	K	Q	\bar{Q}
0	x	x	M	
1	0	0	M	
1	0	1	0	1
1	1	0	1	0
1	1	1	M	

CLK	J	K	Q_{n+1}
0	X	X	Q_n
1	0	0	\bar{Q}_n
1	0	1	0
1	1	0	1
1	1	1	\bar{Q}_n

Characteristics Table :

Q_n	J	K	Q_{n+1}
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	0

Q_n	JK	JK	JK	JK	JK
0	0	0	1	1	0
1	1	0	0	1	1

$$Q_{n+1} = J\bar{Q}_n + \bar{K}Q_n$$

Excitation table


Q_n	Q_{n+1}	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

16/3/22

Flip flops (F/F)

- FF is a memory element which is capable of storing one bit of information and it is used in clocked sequential circuits
- A Flip flop has two outputs, one for normal value and other for complement value of the bit stored in it.

- A FF can maintain a binary state indefinitely (as long as power is delivered to the circuit) until directed by an i/p signal to switch states.
- A FF is also known as bistable multivibrator





→ It depends on different types depending on pulse.
 • F/F dependency is how i/p and clock can cause transition b/w two states

There are 4 types:

- SR, JK, D and T (F/F)
- (Delay and Time)

Basic Flipflop ckt or Latch

- A basic F/F ckt can be constructed from two NAND gate or two NOR gate



S	R	Q	\bar{Q}
1	0	1	0
0	1	0	1
0	0	Memory	
1	1	Invalid	

Synchronous Sequential circuit =


Clocked SR flipflop

S	R	Q	\bar{Q}
0	0	Invalid	
0	1	1	0
1	0	0	1
1	1	Memory	

SR F/F latches are unclocked F/F used in asynchronous sequential circuit but clocked F/F are used in SCD

- The clocked SR flipflop consist of the basic NAND latch and two other NAND gates to provide clock pulse. (cp)


- CP is used for the synchronization & act as an additional control input



$$S^* = \overline{S \cdot CP}$$

$$R^* = \overline{R \cdot CP}$$

Graphical symbol of SR F/F



Characteristic table

Q_n	S	R	Q_{n+1}
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	Invalid (X)
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	Invalid (X)

CP=1

don't care / indeterminate state

S	R	Q_{n+1}
0	0	Memory- Q_n
0	1	0
1	0	1
1	1	Invalid

Excitation table

Q_{n+1} k-map

	SR	$\bar{S}R$	$\bar{S}\bar{R}$	SR	$S\bar{R}$
\bar{Q}_n	0	0	X	1	
Q _n	0	1	0	X	1

$$Q_{n+1} = S + Q \bar{R}$$

Same clock pulse happens at same time
At zero clock cycle \Rightarrow doesn't work

No feedback

- latch is unlatch flip-flop

Set = 1


Reset = 0

SR = for NAND
RS = for NOR


Configuration such that

D-flip flop:- Delay Fl/F.

Clocked SR F.F



We can take
inverter also, but
we have to take
diff IC.




Characteristics table

$Q(n)$	D	$Q(n+1)$
0	0	0
0	1	1
1	0	0
1	1	1

$$Q_{n+1} = D.$$

D	Q_{n+1}
0	0
1	1

Characteristic Equation



$$Q_{n+1} = D.$$


Excitation Table:-

D	$Q(n+1)$
0	0
1	1

Whatever delay is
given to D will be the same.


JK F/F (J-K flip-flop)

- JK F/F is refined form of SR F/F.
- It solve the problem of intermediate state when both ~~intermediate~~ i/p are 1.
- JK F/F, J and K behave like i/p S and R to set and reset the F/F.



Q_n	J	K	Q_{n+1}
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	0

k-map




$$Q_{n+1} = \bar{J}\bar{Q}_n + \bar{K}Q_n$$

excitation table

J	K	Q_{n+1}
0	0	Q_n
0	1	0
1	0	1
1	1	\bar{Q}_n

- If the clock pulse duration is more than the propagation delay of the flip-flop o/p changes many times which causes Unstability in the o/p. This is known as Race around condition.




JK F/F NOR

JK	Q_{n+1}
00	Q_n
01	0
10	1
11	\bar{Q}_n

T-Flip Flop :-

- The T(F/F) is a single ilp version of JK(F/P) as shown in Figure.



characteristics table:

Q_n	T	Q_{n+1}
0	0	0
0	1	1
1	0	0
1	1	1


T	Q_{n+1}
0	Q_n
1	\bar{Q}_n

\bar{Q}_n	Q_n	T	\bar{T}	T
0	0	0	1	1
0	1	1	0	0

$$Q_{(n+1)} = Q\bar{T} + \bar{Q}T \\ = Q \oplus T$$

Realisation of one F/F to using other F/F

- It is possible to implement a flip flop circuit using any other flip flop



- ① Write down characteristic table for a F/F
- ② Find out Y F/F i/p using excitation table by a F/F
- ③ Minimize the expression using K-map
- ④ Draw the circuit diagram
- ⑤ Realise D F/F using SR F/F

<u>Step-1</u>	$Q(t)$	D	$Q(n+1)$
0	0		0
0	1		1
1	0		0
1	1		1

Step-2

Q_n	Q_{n+1}	S	R
0	0	0	x
0	1	1	0
1	0	0	1
1	1	x	0

Excitation table to find flip flop

Q_n	D	Q_{n+1}	S	R
0	0	0	0	x
0	1	1	1	0
1	0	0	0	1
1	1	1	x	0

Step-3 Map of S

	D	D
\bar{Q}_n		I
Q_n		X


$$S = D$$

k-map of R

R	.
1	1

$$R = \bar{D}$$

Step-4 :-



② Realise JK(P/F) using SR.

Step-1

Q_n	J	K	Q_{n+1}
0	0	0	0
0	0	1	0
0	1	0	1
1	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	0

Step-2:

Q_n	Q_{n+1}	S R
0	0	0 x
0	1	1 0
1	0	0 1
1	1	x 0

flip flop i/p using excitation table ,

Q_n	J	K	Q_{n+1}	S	R
0	0	0	0	0	x
0	0	1	0	0	x
0	1	0	1	1	0

0	1	1		1	1	0
1	0	0		1	X	0
1	0	1		0	0	1
1	1	0		1	X	0
1	1	1		0	0	1

Step-3

K-map:


S	$\bar{J}K$	$\bar{J}K$	JK	JK
	0	0	1	1
X	0	0	X	X

$$S = \bar{J}\bar{Q}$$

R			
X	X		
		1	1

$$R = KQ$$

Step-4:



31/3/22

SR flipflop

14/22


Jk F/F :- $J=1, K=1, Q=0$

tp is clock pulse (width)

Δt is the propagation delay through the NAND gate


- When clock pulse is applied to \bar{c} , within Δt , $Q=1$

and if $Q=1, J=1, K=1 \Rightarrow Q=0$





- Hence the o/p will oscillate back between 0 & 1 in t_p duration of the clock pulse width.

→ if t_p is less than Δt , if we dividing this, instability part becomes stable.



- Another way to remove Race Around condition is your Master slave.



- The first part is called Master, second F/F is called slave
 - ↓ driven by +ve clock cycle
 - ↓ driven by negative clock cycle.
- During +ve clock, Master F/F gives intermediate o/p. but slave doesn't respond.

- During one clock, slave F/F activate and it copies the previous O/P of Master and produces final O/P.

T-Flip


- Single i/p version of JK F/F



T- Toggle F/F

Why T F/F is required?

$Q(t)$	T	$Q(t+1)$
0	0	0
0	1	1
1	0	1
1	1	0




$$\begin{aligned} Q(t+1) &= Q\bar{T} + \bar{Q}T \\ &= Q \oplus T \end{aligned}$$

Why toggling is important?

- For interchanging your output


Flip flop waveform



5/4/22

Present and clear input

- Preset is used to make output $Q=1$
- Clear is used to make output $Q=0$
- Preset and clear input does not need any type of synchronization
- Preset and clear input gives predefined o/p without bothering about other i/p.




if $P=0 \Rightarrow Q=1, \bar{Q}=0$

if $C=0 \Rightarrow Q=0, \bar{Q}=1$

What will happen to Q_{n+1} ?

Preset	Clear	Q_n
0	0	Not functioning
0	1	1
1	0	0
0	1	F/F operation

Graphics Representation



$P=0, C=0$, then
(it is functioning)

- If your preset = 0, what will happen to your present & next o/p ?

Steps of F/F conversion

Step 1: Note the available F/F and required F/F

Step 2: Write characteristic table of required F/F

Step 3: Write Excitation table of available F/F

Step 4: Solve Boolean expression

Step 5: Draw circuit

Q1. SR F/F to D F/F

1) available F/F = SR

Required F/F = D

2) Characteristic table of D F/F :-



Q_n	D	Q_{n+1}
0	0	0
0	1	1
1	0	D
1	1	1

3) Excitation table of SR F/F :-


Q	Q_{n+1}	SR
0	0	0 x
0	1	1 0
1	0	0 1
1	1	x 0

Q_n	D	Q_{n+1}	S R
0 0	0	0	0 X
0 1	1	1	1 0
1 0	0	0	0 1
1 1	1	X	0 0

4) k-Map :-



5) Circuit:



③ SR to T F/F

i) Available - SR

Required - T

ii) characteristic table


Q_n	T	Q_{n+1}
0 0	0	0
0 1	1	1
1 0	1	1
1 1	0	0

iii) Excitation table


Q_n	Q_{n+1}	S K
0 0	0	0 X
0 1	1	1 0
1 0	0	0 1
1 1	X	0 0

Q_n	T	Q_{n+1}	S	R
0	0	0	0	x
0	1	1	1	0
1	0	1	x	0
1	1	0	0	1

4) K-Map:




$$S = \bar{Q}_n T$$



$$R = Q_n \overline{T}$$

5) Circuit Diagram.



④ JK to D FF

1) Available-JK

Required - D

2) characteristic table



Q_n	D	Q_{n+1}
0	0	0
0	1	1
1	0	0
1	1	1

Q_n	Q_{n+1}	J	K
0	0	0	x
0	1	1	x
1	0	x	1
1	1	x	0


3) Excitation table of J/K

Q_n	D	Q_{n+1}	J	K
0	0	0	0	X
0	1	1	0	X
1	0	0	X	1
1	1	1	X	0

4) k-Map



5) Circuit Diagram



Next state Decoder

7/4/22

① JK to T conversion

i) Available JK

Required T

ii) Characteristic Table



Q_n	T	Q_{n+1}
0	0	0
0	1	1
1	0	1
1	1	0

3) Excitation table of JK


Q_n	Q_{n+1}	J K
0 0	0	0 x
0 1	1	1 x
1 0	x	x 1
1 1	x	0

Q	T	Q_{n+1}	J K
0 0	0	0	0 x
0 1	1	1	1 x
1 0	1	x	x 0
1 1	0	x	1

4) K-Map



5) Circuit diagram



② D to T F/F

i) Available D

Required T

ii) characteristic Table


Q	T	Q_{n+1}
0	0	0
0	1	1
1	0	1
1	1	0

iii) Excitation table of D

Q_n	Q_{n+1}	D
0	0	0
0	1	1
1	0	0
1	1	1


Q_n	T	Q_{n+1}	D
0	0	0	0
0	1	1	1
1	0	1	1
1	1	0	0

4) K-map



$$\begin{aligned}D &= Q_n \oplus T \\&= T\bar{Q}_n + Q_n\bar{T}\end{aligned}$$

5) Circuit Diagram



③ D to JK

i) Available D
Required JK


ii) Characteristic table JK

Q	J	K	Q_{n+1}
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	0


iii) Excitation table of D

Q_n	Q_{n+1}	D
0	0	0
0	1	1
1	0	0
1	1	1

Q_n	J	K	Q_{n+1}	D
0	0	0	0	0
0	0	1	0	0
0	1	0	1	1
0	1	1	1	1
1	0	0	1	1
1	0	1	0	0
1	1	0	1	1
1	1	1	0	0



$$D = \bar{J}\bar{K} + Q_n\bar{K} + \bar{Q}_n J$$



(circuit diagram)

④ T to D.

1) Available T
Required D

2) characteristic of D

Q	Q_{n+1}	D	Q_{n+1}
0	0	0	0
0	1	1	1
1	0	0	0
1	1	1	1

3) excitation table of T

Q	Q_{n+1}	T
0	0	0
0	1	1
1	0	1
1	1	0

Q	D	Q_{n+1}	T
0	0	0	0
0	1	1	1
1	0	0	1
1	1	1	0


a) K-map

	T
D	0
D̄	0
D	1

$$T = \bar{D}D + D\bar{D}$$

b) Circ diagram

$$= Q \oplus D$$



⑤ T to JK

i) Available T

Required JK

ii) Characteristic of JK

Q	J	K	Q_{n+1}
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	0

iii) Excitation table of T


Q	Q_{n+1}	T
0	0	0
0	1	1
1	0	1
1	1	0

Q	J	K	Q_{n+1}	T
0	0	0	0	0
0	0	1	0	0
0	1	0	1	1
0	1	1	1	1
1	0	0	1	0
1	0	1	0	1
1	1	0	1	0
1	1	1	0	1

4) K-Map

	$\bar{Q}_n J$	$\bar{Q}_n \bar{J}$	$Q_n J$	$Q_n \bar{J}$
\bar{K}	0	1	0	0
K	0	0	1	1

$$T = \bar{Q}_n J + JK + Q_n K$$




4) K-Map

	$\bar{Q}_n J$			
\bar{K}	0	1	0	0
K	0	1	1	1

$$T = \bar{Q}_n J + Q_n K$$

5) Circuit diagram



Note:


① A new F/F is having behaviour as described below. It has i/p x and y . When both i/p are same, they are 1,1.

This F/F is going to set else F/F represents result. If i/p are diff and they are 0 and 1, the F/F complements itself. Otherwise it is going to retain the last state.

Which of the following expression is the characteristics expression of new F/F.

- A) $xQ + y\bar{Q}$
 B) $x\bar{Q} + yQ$
 C) $x\bar{Q} + y\bar{Q}$
 D) None of the above

② Make expression of Q for given ckt 1.



a) xQ

b) $x\bar{Q}$

c) $x \oplus Q$

$$S = x \oplus Q$$

$$R = x \oplus Q$$

Q_n	x	Q_{n+1}	d) xQ .
0	0	0	
0	1	1	
1	0	1	
1	1	0	

Q_{n+1}	Q
0	0
1	1

$$Q_{n+1} = x \oplus Q$$

Sol: ①

x	y	Q_{n+1}
1	1	1 (set)
0	0	0 (reset)
0	1	\bar{Q}
1	0	Q

Q	x	y	Q_{n+1}
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1

k-map

Q_n	Q_{n+1}
y	x
0	0
0	1
1	0
1	1


$$\bar{x}\bar{y} + x\bar{y} = Q_{n+1}$$

③ If i/p x, y changes from 0,1 to 0,0 . output $P@Q$ will change from 10 to

$$\text{if } \begin{array}{|c|c|} \hline x, y & P \ Q \\ \hline 0, 1 & \bar{x}, 0 \\ \hline \end{array}$$


$$P = \bar{Q} = 1$$

$$\bar{Q} = 1 \Rightarrow Q = 0$$




$$\begin{array}{c|cc} x, y & P \ Q \\ \hline 0, 0 & \bar{x} \bar{P} = 1 \ 0 \\ \hline \end{array}$$

④ 01 to 11, o/p ? $\circled{0,1}$



$$\begin{array}{lll} x, y = 0, 1 & P = \bar{x}\bar{Q}, \quad Q = y + P \\ & I = 1 \quad Q = I + P \quad Q = 1 \\ & \quad \quad \quad P = 1 \end{array}$$

$$\begin{array}{lll} x, y = 1, 1 & P = \bar{I} \cdot \bar{I} = 0 \quad Q = y + P \\ & \quad \quad \quad = 1 + 1 = 1 \end{array}$$



$$P = \bar{x} + Q$$

$$Q = \bar{y}P$$

$$x, y = 1, 1$$

$$P = 0$$

$$Q = \bar{P} = 1$$

$$x, y = 0, 0$$

$$P = \bar{Q} = 0$$

$$Q = 1$$

HW

Q. D latch added functionality

Counter

- In digital electronics, counter is used to count pulses
- It is used as frequency divider

Two types of counters,

UpCounter $[0, 1, 2, \dots, N]$ - ex:- Bank machine

DownCounter $[N, N-1, \dots, 1, 0]$ - ex:- sports
(foot ball)

Classification of counters

- ① Synchronous counter ~ memory elements join in same clock pulse.
- ② Asynchronous counter

Synchronous Counter :

All memory elements are provided with same clock pulse

Asynchronous counter :

All memory elements are connected with diff clock signals.


- For n bit counter, Max Count = 2^n

$n=3$ bit, Max count = 8.

	0 0 0	
	0 0 1	
	0 1 0	
	0 1 1	
	1 0 0	
	1 0 1	
	1 1 0	
	1 1 1	

↓ ↑



up counter down counter



Asynchronous (Ripple) Up Counter:


- Here we don't provide same clock signal to all memory elements

If we take T/D flip-flop + enable



(0 to 1) counter
up counter


Asynchronous Down Counter



Module counter by Asynchronous counter (2^n)


- By 2 bit counter at max we have mod4 counter
- By 3 bits counter at max we have 1st counter
- By 4 bits counter at max we have 16 counter

Module 6 Counter:




0	0	0	0
1	0	0	1
2	0	1	0
3	0	1	1
4	1	0	0
5	1	0	1
6	1	1	0

it won't work
it will again go to 0,0,0



BCD Counter (0 to 9)



BCD
(0 to 9)

0 - 0 0 0 0
1 - 0 0 0 1
2 - 0 0 1 0
3 - 0 0 1 1
4 - 0 0 1 0 0
5 - 0 1 0 1
6 - 0 1 1 0
7 - 0 1 1 1
8 - 1 0 0 0
9 - 1 0 0 1
10 - 1 0 1 0 - X

2-bit Synchronous Counter by JK FF


- Identify no. of bits and F/F
 - Write excitation table of F/F
 - Make state diagram & table
 - Solve Boolean Expression
 - Make Circuit
- Steps

Step 1: m = 2 bits F/F = JK

Step 2: Excitation table of JK


Q_n	Q_{n+1}	J	K
0	0	0	x
0	1	1	x
1	0	x	1
1	1	x	0

Step 3: State diagram





Q_1	Q_0	Q_1^+	Q_0^+	J_1, K_1	J_0, K_0
0	0	0	1	0 x	1 x
0	1	1	0	1 x	x 1
1	0	1	1	x 0	x 0 1 x
1	1	0	0	x 0 1	x 1

Step 4:




$$J_1 = Q_1^+$$






$$\bar{Q}_0 = J_0$$




$$K_0 = Q_0^+$$


Step 4:



$$J_0 = 1$$




$$K_0 = 1$$



$$J_1 = Q_0$$

$$K_1 = Q_0$$

Step 5: Circuit diagram



3 bits synchronous Counter by T/F/F


Step 1: $n = 3$ bits

$$F/F = T$$

Step 2: Excitation table

Q_n	Q_{n+1}	T
0	0	0
0	1	1
1	0	1
1	1	0

Step 3:






state diagram

State Table:

$Q_2\ Q_1\ Q_0$	$Q_2^+\ Q_1^+\ Q_0^+$	$T_2\ T_1\ T_0$
0 0 0	0 0 1	0 0 1
0 0 1	0 1 0	0 1 1
0 1 0	0 1 1	0 0 1
0 1 1	1 0 0	1 1 1
1 0 0	1 0 1	0 0 1
1 0 1	1 1 0	0 1 1
1 1 0	1 1 1	0 0 1
1 1 1	0 0 0	1 1 1

Step 4:



Step 5:

