

24/8/22

## Microprocessor

i) 8085 } Microprocessors  
8086 }

8085 → primitive processor

- easy to learn

- No one use this now-a-days but easy to learn for startup microprocessor.

Assembly level  
- Has its own programming language.

ii) 80851 - Micro controller → embedded c.

iii) ARM controller

(Arduino)


- Hardware part of microprocessor is called Architecture of the processor.

- Software is life, it is the programming part. Machine level language ↓

Assembly level language

How this processor interacts with outer part of world / surrounding or external part of world? High level language

- Sensor



25/8/22


Micro processor

Small ( $10^{-6}$ )

something that manipulates data


optimal in both speed and time

→ OPAMP (Operational Amplifier)



either fetch or store the data

(NANO fabrication)




- Digital logic devices are of two types.

Combinational      Sequential.

- Computer is called "Digital State Machine".

- ALU → one of the basic logic unit.


Other components - registers



A bunch  
of memory  
locations


- 1 bit of memory is D F/p.

or  
register ✓



D	Clk	$Q_{n+1}$
1	0	1
1	1	1
0	0	0
0	1	0

- Combination of F/F is a register.



## Three types of Buses

- A-Bus (Address Bus)
- D-Bus (Data Bus)
- C-Bus (Control Bus)

- Control unit is generating signals such that data bus is generated.
- All the components of CPU, if fabricated on a single chip, it is called Microprocessor
- CPU on a single chip is called "Microprocessor".
- Registers are not required to store the program
- We have to connect external memory to the register, to store the data.

External Memory interacts with processor using huge volume of registers and cache.


Registers have an address.

Considered as extra memory.

I/O device also interacts with processor via bus.

external BUS  
both address & data will be present in the bus.  
& as well as control unit part like whether to read/write.

## Memory Interface



one chip

CPU  
on a  
chip

Micro  
processor

whole thing on a  
chip is called  
Micro controller

Computer on a chip is  
called "Micro Controller"

26/8/22

## 8085 Microprocessor

8-bit Microprocessor



Optimized to perform 8-bit operations.

Time resources.  
minimum  
for 8-bit  
operations

Arithmetic logic

### Hardware Model

Well discuss later.



### Programming Model

(Special purpose register)

ACCUMULATOR (8-bit)

B (8)

D (8)

H (8)

PCH (PROGRAM COUNTER (PC)) (16-bit)

STACK POINTER (16-bit)

W (8)

Z (8)

S P - Ac - Z - Cy (8)

C (8)

E (8)

L (8)

C (8)

Z (8)

W (8)

Z (8)

least LSB.

B C D E H L  
BC DE HL  
MSB LSB.

pair up.  
(we can use combined  
versions like this  
to store 16-bit)

(most significant bit)  
least significant bit.

→ S → sign flag

P → parity flag (even no. of ones  $\Rightarrow$  set)  
(odd no. of ones  $\Rightarrow$  reset)

AC → Auxiliary carry flag. (set while BCD addition)

$Z \rightarrow$  zero flag (set when arithmetic addition results zero)  
 $C \rightarrow$  carry flag

→ PROGRAM COUNTER → special

(points to the next  $in^o$ )

stores the address of the next instruction to be executed


special purpose -

- We can't access PCH & PCL independently.  
 We have to store 16-bit.

- STACK POINTER - It always points to the top of the stack.

- $W, Z$  has special role to perform.
- temporary registers
- Not accessible to user.

- ACCUMULATOR - o/p register of ALU.



- There are  $2^n$  representations for  $n$  bit.

- for  $n=16$ ,  $2^{16} = 65,536 = 64k$   
 $= 64 \times 1024 \rightarrow$  memory locations

$2^{16}$  no. of memory locations.

$FF(H) \rightarrow$   
 Hexa decimal representation  
 $255$

Most Significant Nibble ← M8N LSN  
 MSB (Most significant bit)

MSB Most Significant byte → 16-bit representation


- Accumulator & flag together called program status word.

Nxt class we will discuss about programming Model of 8085

7/9/22

8085 (μP)  
Microprocessor  
8-bit processor

Hardware Model



16-bit Address Bus → This processor has a 16-bit address bus (outward)

8-bit → and also has a 8-bit data bus (both sided)

Another 8-bit register ⇒ instruction Register  
(forgot in last class) ) - it is a special purpose register.

Role: Every time when processor fetches the instruction, it gets copied to instruction register.

MOV B,A  $\Rightarrow$  move content of A to B

- There are no dedicated pins to establish, 16-bit in 8085.

Instruction has 2 parts :-

Pneumonic & data

Code part

- It varies 2-bit, 4-bit, 3-bit

Instruction set of 8085 :- (Assembly language)

Types of instructions :-

register  $\rightarrow$  inside the processor

① Data Transfer instruction

Memory  $\rightarrow$  outside the processor

i) Register to Register

$\rightsquigarrow$  in both ways

ii) Register to Memory (Writing the data)

iii) Memory to Register (Reading the data)

X Memory to memory

(in terms of time the data bus is multiplexed)

i) Register to register :-

MOV B,A      B  $\leftarrow$  A

$\downarrow$   
destination

MOV A	A
	B
	C
	D
	E
	H
	L

All these possibilities for each register

ii) Register to Memory

MVI A, #8BH

more  $\Rightarrow$  Move Immediate to A

8B
MVI A

iii) Memory to Register

LXI H

LXI H, #8000H

load indexed immediate.

immediate

next two

memory location

is copied to HL

pair

LXI H	8000H


H	L
80	00

MOV M,A

[n]  $\leftarrow$  A

8000H  $\rightarrow$  address of memory.

A  $\rightarrow$  8000H



## ② Arithmetic & logic Instruction

- Addition → Add Reg
- SUB ADD B
- AND ADI, #85H.
- OR
- XOR Add immediate

A ← A + M      A ← A + [M] | HL

HL pair

\* HL register is the only pointer to Memory

LXI H

LXI B #16 bit  
 LXI D #16 bit  
 LXI SP #16 bit

We can also store 16bit data in these registers but these are not memory pointers

AND

- AND A      (A ← A AND a)
- AND B      (A ← A AND B)
- ANI, #00H    (A ← A AND 00H)

Q: Write a program to perform the following operation  
 i) Move the content of B register to L register

MVI B, #00H

MVI L, #08H

Mov L,B

Q) Move data 85H to C register

MVI C, #85H

3) Move content of C register to memory location 800H

LDX H, #800H

MOV M, C.

4) Move content of memory 9855 H to D register

LDX H, #9855H

MOV D, M.

HLT → halt the execution → Machine control instruction

At the end of program this instruction has to write.

5) Add B register with memory [m] / 8000H and

MOV A, B  
ADD M

LDX H, #8000H  
MOV A, M  
ADD B.

al 122

→ Opcode operand  
MOV A, B.

what operation  
has to be to executed

Program:

3 byte - LXI H 800H

2 byte - MVI A, #65H

1 byte - ADD M

1 byte - MOV M, A

size  
or  
1 byte - HLT

(MXN) → width of  
↓  
span of memory  
no. of memory locations

M=8

D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>	D <sub>8</sub>	0007H
					0006H
					0005H
					0004H
					0003H
					0002H
					0001H
					0000H

- Every opcode takes - 1 byte in 8085

LXI H, 800H. → 3 byte instruction

↓      ↓  
1 byte    hexadecimal  
it requires  
2 memory  
locations

(8x8-bit) Memory (R/W memory)

N=8

HLT	0007H
MOV M,A	0006H
ADDM	0005H
65H	0004H
MVI A	0003H
8D	0002H
00	0001H
LXI H	0000H

→ address is sent through AB.

- First thing is Memory read operation or Operand fetch.

- Read control signal is sent by the processor
- LXIH will be put on to Data bus. (data will be to put)

- Content of DB is copied to instruction register  
 if data then stored in registers.

Memory read operation.

Content of PC is loaded onto Address bus through internal bus.

memory location identification and it points to that.

\* Once the address is put on Address bus PC gets incremented.


- After ADDM, content of HL register is put on the address bus.

Content of Memory is stored in TEMP.

[TEMP → not accessible to user.]


DB  
65  
76

"DB" is stored in Accumulator




## Tri-state buffer


(c) control signal (Tri-state)



if  $C=1$



if  $C=0$




- high impedance state

- data can't move

C	I/P	O/P
1	0	0
1	1	1
0	0	Z → high impedance state.
0	1	Z

Proper maintenance of control unit is required as there is only internal bus in which all the data will move. It should be in such a way that one after other data should move.

14/9/22




helps to control the dataflow

CLK	I/P	Q
+	0	0
+	1	1


if  $D_{IN}=0$  the I/P is high impedance, the output is same as

previous Q value / previous output:



I/P buffer

Internal Bus



Output buffer

How to store the data? / Write operation

1) 4-bit data on internal bus

2)  $CNT_{in} = 1 \& CNT_{out} = 20$  (if  $CNT_{out} = 1$  then at a time i/p data and previous o/p data will be on the bus)

3) Apply clock pulse

Read Operation

1) Apply  $control_{out} = 1 \& Control_{in} = 0$

↓  
Data will be available in internal bus.

Every register has a set of input and output buffers.

•  $CTL_{in}$  can be taken as WRITE

$CTL_{out} = READ$ .

• A memory is not only registers, it has set of input buffers as well as output buffers. which controls the data flow.

Analyze Mov A,B:-

4 bits of data is there in memory.

before going to that let us design a 8x8 bit memory.

Pointer to  
Memory


Address bus

101  
↓  
how it  
points to  
memory  
location?  
DECODER

Msb  
 $A_2$   
1  
to  
 $A_1$   
0  
 $A_0$   
1  
Lsb


		8-bit								
		M <sub>7</sub>	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
3	M <sub>6</sub>	D <sub>7</sub>								
2	M <sub>5</sub>	D <sub>7</sub>								
1	M <sub>4</sub>	D <sub>7</sub>								
0	DEC	D <sub>7</sub>								
OD	M <sub>3</sub>	D <sub>7</sub>								
ER	M <sub>2</sub>	D <sub>7</sub>								
	M <sub>1</sub>	D <sub>7</sub>								
	M <sub>0</sub>	D <sub>7</sub>								

Decoding unit



Every memory will have a decoding unit as well as control unit.


## Write on memory locations



Data bus  
 → Control Unit  
 - Address is available on Address bus.  
 - Decode the address



- 1) Pointer to Memory location
- 2) 4-bit data on data bus
- 3) Write = 1 & Read = 0
- 4) CLK
- 5) STORE/WRITE Data

## MxN Memory



15/9/22

## Execution of instruction MOV B,A



Control unit should give address of A & address of B


$$CA_{out} = 1 \text{ & } CA_{in} = 0$$

$$Regin = 1 \text{ & } Regout = 0.$$

Control Unit :- (Typical structure) (need not be 8085's)

SRC ADDR	DEST ADDR	$CA_{in}$	$CA_o$	Rin	Rout	+	-
000	010	0	1	1	0	0	0

ADD C



10μs → To execute this instruction

3 μs →  $CA_{in} = 0$       }  
            $CA_{out} = 1$       }      TAKE TIME  
                                 FOR ADDITION

9 μs →  $CA_{in} = 1$       }  
            $CA_{out} = 0$       }      Address of C.

— One of the way of generating control signals  
 Not only for 8085.

$Regout = 1$ ,  $Regin = 0$

$Temp_{in} = 1$ ,  $Temp_{out} = 0$ .


$CA_{in} = 0$ ,  $CA_{out} = 1$

Enable add & wait for sometime

$CA_{in} = 1$ ,  $CA_{out} = 0$

16/9/22

8085 - 8 bit up - There is no dedicated lower order Address bus for 8085  
 → 40 pins  
 (Pin diagram)      Multiplexed data bus      Address bus & Data bus




- So it is our duty to demultiplex it.

it catches the address and latches it

- This multiplexed bus carry LoAB for only short duration of time.


But as we know memory is twice slower than processor so we have to store the address for longer time on the bus as in this time memory will get processed.



→ Only for certain amount of time it behaves as LoAB


- So For how much time LoAB will be placed on Address Bus?

↓  
 This data should provide by processor by a special signal called Address Latch Enable.



Control/status signal ↑

- We are going to store LoA on LC (logic circuit) which consists of registers as long as memory gets processed.
- For how much time LC stores the data depends on ALE signal.
- Once AS long as ALE is enabled it stores, once it disabled the data will be vanished.



### Read & write signals

IO device is also an extended memory,

Though, I/O device we have to generate separate read & write signals for both memory and I/O device.

#### Memory

- Used to store huge data for long time


#### I/O

- Assigned for a particular/specific task
- Always sense the data

- In case of speed there is a huge diff. I/O is very slow with respect to Memory.

- I/O won't need to sense the temperature but processor senses for every micro second. - check!!
- Memory is as fast as processor
- I/O devices are meant to interact with external world. They can't sink with processor in speed.

8085 only generates RD, WR signals, but we need Read & write for memory as well as I/O device.




if  $\overline{\text{MEMW}} = 0$  Memory write  
 ↓  
 Processor intention is to write the data to memory

TruthTable

$\overline{\text{IO(M)}}$	$\overline{\text{RD}}$	$\overline{\text{WR}}$	$\overline{\text{MEMR}}$	$\overline{\text{MEMW}}$	$\overline{\text{IOR}}$	$\overline{\text{IOW}}$
0	0	1	0	1	1	1
0	1	0	1	0	1	1
1	0	1	1	1	0	1
1	1	0	1	1	1	0

Circuit diagram



Q1a/22

- We have seen two logic circuits in the pin diagrams till now.
- These need to be designed separately and integrated to the processor.

Control signals are the processor initiated signals, whereas externally evaluated signals are called interrupts.

Now, we will learn, How processor will interface with memory.

- First we have to assign the/ fetch m) point to the memory by assigning the address .
- Then , we have to tell the operation to perform . (Read/write).

No. of memory locations =  $2^N \rightarrow$  no. of address lines in your address bus.

$$2^3 = 8$$

↳ 3 address lines are required to point 8 memory locations (Decoder)

$$N = \log(\text{Mem size / locations}) \\ \log(2).$$

64K

$$N = \log(64 \times 1024) = 16 \\ \frac{\log 2}{\log 2}$$

if 8K,  $N = \log(8 \times 1024) = 13$


Interface of 8085 with memory :-

(Memory Interface with 8085)

64K x 8-bit R/W memory

Bubble → indicates Active low  
(inside)  
Output enable or  
read bar

Not an  
inverter




MXN

$$\text{no. of address lines} = \frac{\log(M)}{\log 2}$$

$\overline{OE}, \overline{WR}$  are control lines  
of input & output  
buffers.

## 32k x 8-bit R/w Memory

$$\text{No. of address lines} = \frac{\log(32k)}{\log 2} = 15$$




Assuming A<sub>15</sub> as zero,

starting & ending addresses  $\Rightarrow$  0000 H  
to  
FFFF H.


but simply we can't assume as 0, it is don't care. It can be 1 also.

If A<sub>15</sub> = 1    8000 H  
              to  
              FFFF H


- each memory location can have two different memory locations.



## Mirror Memory




Mirror Memory | it can be any one  
fold back Memory .



= leave it hanging .

- Partial Decoding Technique.

$\overline{CE}$   $\Rightarrow$  chip enable pin, if low then only this particular memory get enabled.



Mirror Memory / Fold back memory going to exists .

- If one or more address lines are left unconnected or uninterfaced with memory as don't care  $\Rightarrow$  Mirror Memory.  
 ↓  
 poor Memory.

- If we don't need fold back memory, we have to handle those don't care address lines; Then I have to connect  $A_{15}$  to  $\bar{CE}$  then memory will enable only when  $A_{15} = 0$   
 Then no more fold back memory, it becomes Absolute Memory.


$A_{15} = 0$  Address range = 0000 H to FFFF H

if we put inverter,

then  $A_{15} = 1$ , Address range = 8000 H to FFFF H.

Can we connect two 32k memory?

Yes.



Span/size of each memory = 32k

Overall  $\rightarrow$  64k.

Memory Map  $\Rightarrow$  several memory & I/O devices are connected.

21/9/22

Q. Design a circuit to interface following memory chips with 8085.

(i) 8k RAM

(ii) 8k ROM

$$\text{No. of address lines} = \log(8 \times 1024) / \log(2)$$

$$= 13.$$

- Among 16 address lines, 13 are required to point the memory locations.

CHIP SELECT LINES			ADDRESS SELECT LINES											
ROM - 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0000H
			0	0	0	0	1	1	1	1	1	1	1	1FFFH
RAM - 0	0	1	0	0	0	0	0	0	0	0	0	0	0	2000H
			0	0	1	1	1	1	1	1	1	1	1	3FFFH

Let us consider,

the starting address of ROM as - 0000H.


Assume  $A_{15}, A_{14}, A_{13}$  to be zero, then range of ROM will be 0000H to 1FFFH.

- If 8k RAM starts immediately after ROM, then

$$\begin{array}{r} \text{starting address of RAM} - 1FFF \\ + 1 \\ \hline 2000H \end{array}$$

- If we call them ( $A_{15}, A_{14}, A_{13}$ ) as chip select lines then it will be Absolute Decoding, else if we leave them as Don't care then it is Partial Decoding.

If  $A_{15}$  is don't care it can be 0/1.



There will be overlap of memory between RAM & ROM.


- No need to use chip select logic  $\rightarrow$  we can leave all 3 as don't cares which is of low cost
- If we leave one line then instead of 3 i/p and gate, I can take 2 i/p AND gate which reduces cost. (AND)

But there might get an issue in the hardware, so better to go to Absolute decoding  $\rightarrow$  though it is costly.

Memory of one location shouldn't overlap with other location in case of minor memory  $\rightarrow$  this need to take care.

### chip select lines

	A <sub>15</sub>	A <sub>14</sub>	A <sub>13</sub>
ROM	0	0	0
RAM	0	0	1



We can also leave A<sub>14</sub>, A<sub>15</sub> as don't care and use A<sub>13</sub> for chip select logic, "At the cost of minor memory".


Connect A<sub>13</sub> to ROM chip enable &  $\bar{A}_{13}$  to RAM chip enable.

$A_{15}$   $A_{14}$   $A_{13}$   
 X X 0  
 X X 1

Then each case we can have 4 different address ~~are~~ for every location.

Question: What are all the consequences on the circuit, if  $A_{15}$  &  $A_{14}$  are considered as don't care lines.

Answer this!!



chip select line


Address select lines

	$A_{15}$	$A_{14}$	$A_3$	$A_2$	$A_1$	$A_0$	
ROM	0 0	0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0000H
Starting address	0 1	0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	4000H
	1 0	0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	8000H
	1 1	0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	C000H
ROM	0 0	0 1	1 1 1 1	1 1 1 1	1 1 1 1	1 1 1 1	1FFF H
Ending address	0 1	0 1	1 1 1 1	1 1 1 1	1 1 1 1	1 1 1 1	5FFF H
	1 0	0 1	1 1 1 1	1 1 1 1	1 1 1 1	1 1 1 1	9FFF H
	1 1	0 1	1 1 1 1	1 1 1 1	1 1 1 1	1 1 1 1	DFFF H

22/09/22

- Interface 4 no. of 4 k memory chips, out of which 2 are ROM chips.

You can use 74LS138 Decoder.



$$\text{No. of address lines} = \frac{\log(4k)}{\log_2} = 12$$

lets assume starting address of first ROM chip is 0000 H.




	chip select lines				Address select lines											
	A <sub>15</sub>	A <sub>14</sub>	A <sub>13</sub>	A <sub>12</sub>	A <sub>11</sub>	A <sub>10</sub>	A <sub>9</sub>	A <sub>8</sub>	A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>
1 <sup>st</sup> ROM	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1
2 <sup>nd</sup> ROM	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1
1 <sup>st</sup> RAM	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
	0	0	1	0	1	1	1	1	1	1	1	1	1	1	1	1
2 <sup>nd</sup> RAM	0	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1


$$A_{13}=0, A_{12}=0$$

$$A_{13}=0, A_{12}=1$$



$$A_{13}=1, A_{12}=0$$


$$A_{13}=1, A_{12}=1$$





Instead of Digital logic for Control signal, We can use 74LS138 (3x8) Decoder.





28/9/22

- D) Interface the following memory with 8085.

a) 8k x 8-bit RAM

2) 4k x 8-bit ROM.

Steps:

i) Find ASL for each chip  
(Address select lines)

② Design chip select logic



3) Write circuit diagram

	$A_{15} A_{14} A_{13} A_{12}$	$A_{11} A_{10} A_9 A_8$	$A_7 A_6 A_5 A_4$	$A_3 A_2 A_1 A_0$	
ROM $N=12$	0 0 0 0 0 0 0 0	0 0 0 0 1 1 1 1	0 0 0 0 1 1 1 1	0 0 0 0 1 1 1 1	0000 H 0FFF H
RAM $N=13$	0 0 1 0 0 0 1 1	0 0 0 0 1 1 1 1	0 0 0 0 1 1 1 1	0 0 0 0 1 1 1 1	2000 H 3FFF H.


We can use my combination CSL among all 8 possibilities except 000

$A_{12} \rightarrow$  Part of CSL in ROM is a part of ASL in RAM

it clashes with ROM



chip select logic using gates



## Individual

## Decoders for ROM & RAM.

chip select logic using  
Decoder

Decadee

→ insert another 4K ROM in between them

- a) 2,4K ROM
  - b) 1,8K RAM

	A <sub>15</sub>	A <sub>14</sub>	A <sub>13</sub>	A <sub>12</sub>	A <sub>11</sub>	A <sub>10</sub>	A <sub>9</sub>	A <sub>8</sub>	A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	
ROM1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0000H	0 <sub>0</sub> of first
	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	OFFFH	FFFFH
ROM2	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	01000H	0 <sub>0</sub> of first
	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1FFFH	FFFFH
RAM	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	2000H	0 <sub>1</sub> of second
	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	3FFFH	FFFFH

