

23/7/2018

## Number System

\* Radix Complement:

Number =  $N$ , base =  $M$ , digits =  $n$

$(M-1)$ 's complement of  $N$  is defined as  $(M^n - 1) - N$ .

$M^n = 10^n = (1$  followed by  $n$  0's) $-1$   
 $= 9999 \dots n$  times

9's complement of 2432 =  $9999 - 2432$

$(M-1)$ 's complement =  $(M^n - 1) - N$

\*  $M$ 's complement:

$M$ 's complement of  $N = M^n - N$

$$= [(M^n - 1) - N] + 1$$

$= (M-1)$ 's complement + 1

10's complement:

9's complement of 2389 =  $9999 - 2389 = 7610$

10's complement =  $7610 + 1 = 7611$


1's complement of 1010 = 0101

2's complement =  $0101 + 1 = 0110$

27/7/2018

## Boolean Algebra:

Set: A collection of well defined objects.



Algebraic structure: A set associated with a binary operation.  
eg. Set of integers with addition  $(I, +)$ .

Properties of algebraic structure:

i) Closure Property:  $(A, *) \rightarrow x, y \in A \rightarrow x * y \in A$ . eg.  $(I, +)$

ii) Associative Property: If  $A$  is any set and  $*$  is any arbitrary binary operation,  $(A, *)$ , then

$$x * (y * z) = (x * y) * z$$

(iii) Identity Property: There should be an element such that  
 $x + e = x \quad \forall x \in A \text{ and } e \in A, (N, +)$

(iv) Inverse Element:  $x + x^{-1} = e \quad \exists x^{-1} \in A \text{ for all } x \in A, x \neq 0$   
 eg.  $(\mathbb{Z}, +), (\mathbb{Q}, +)$

### Axiomatic Definition of Boolean Algebra:

Boolean algebra is an algebraic structure defined on a set of elements  $B$  together with two binary operators  $+$  and  $\cdot$  provided the following postulates are satisfied:

1. a) closure w.r.t  $+$  operation      b) closure w.r.t  $\cdot$  operation
2. a) An identity element w.r.t  $+$  designated by  $0$ :  $x + 0 = 0 + x = x$ .  
 b) An identity element w.r.t  $\cdot$  designated by  $1$ :  $x \cdot 1 = 1 \cdot x = x$
3. a) Commutative w.r.t  $+$       b) Commutative w.r.t  $\cdot$ .
4. a)  $\cdot$  is distributive over  $+$ ,  $x \cdot (y + z) = (x \cdot y) + (x \cdot z)$   
 b)  $+$  is distributive over  $\cdot$ ,  $x + (y \cdot z) = (x + y) \cdot (x + z)$
5. For every element  $x \in B$ , there exists an element  $x' \in B$  (called the complement of  $x$ ) such that  $x + x' = 1, x \cdot x' = 0$ .
6. There exists at least two elements  $x, y \in B$  such that  $x \neq y$ .

### Two valued Boolean Algebra:

$$B = \{0, 1\} \quad +, \cdot$$

$x$	$y$	$x \cdot y$
0	0	0
0	1	0
1	0	0
1	1	1

$x$	$y$	$x + y$
0	0	0
0	1	1
1	0	1
1	1	1

$x$	$x'$
0	1
1	0

### Postulates and Theorems of Boolean Algebra:

Postulate 2	$x + 0 = x$	$x \cdot 1 = x$
Postulate 5	$x + x' = 1$	$x \cdot x' = 0$
Theorem 1	$x + x = x$	$x \cdot x = x$
Theorem 2	$x + 1 = 1$	$x \cdot 0 = 0$
Theorem 3	$(x')' = x$	
Postulate 3	$x + y = y + x$	$x \cdot y = y \cdot x$
Theorem 4 Associative	$x + (y + z) = (x + y) + z$	$x \cdot (y \cdot z) = (x \cdot y) \cdot z$

De Morgan's Theorem:  $\overline{x + y} = x' \cdot y'$

Absorption Theorem:  $x + xy = x$        $x \cdot (x + y) = x$

$$x + x = (x + x) \cdot 1 = (x + x) \cdot (x + x') = x + xx' = x + 0 = x$$



28-11-19

## Postulates of Boolean Algebra:

5.  $x + x' = 1$

6.  $x \cdot x' = 0$

### Principle of Duality:

Every algebraic expression deducible from the postulates of boolean algebra remains true if the operator and identity element are interchanged.

$x \cdot x = x$

$x \cdot x = x \cdot x + 0 = x \cdot x + x \cdot x' = x(x + x') = x \cdot 1 = x$

$x + 1 = 1$

$x + 1 = 1 \cdot (x + 1) = (x + x') \cdot (1 + 1) = (x + x') \cdot 1 = x + x' = 1$

By the principle of duality,  $x \cdot 0 = 0$

$x + xy = x$


$x \cdot 1 + xy = x(1 + y) = x \cdot 1 = x$

by principle of duality  $= x$


### Operator Precedence:

1. Parenthesis 2. Not 3. And 4. OR

### Venn Diagrams:



### Boolean Function:



$R \subseteq A \times B$

Let  $A = \{1, 2\}$ ,  $B = \{3, 4\}$

$A \times B = \{(1, 3), (1, 4), (2, 3), (2, 4)\}$

Total no. of relations  $= 2^n$

Total no. of functions  $= n^n$

$2^n \geq n^n$

B	f1	f2	f3	f4	...
0 0	0	0	0	0	
0 1	0	0	0	1	
1 0	0	0	1	1	
1 1	0	1	1	1	


Total no. of functions  $= 2^{2^n}$

Find  $f_1 = xy'z'$ ,  $f_2 = x + y'z$ ,  $f_3 = x'y'z + xy'$   
 $f_4 = xy' + x'z$

x	y	z	f1	f2
0	0	0	0	0
0	0	1	0	1
0	1	0	0	0
0	1	1	0	0
1	0	0	0	1
1	0	1	0	1
1	1	0	1	1
1	1	1	0	1

30/4/2018

## Implementation of Boolean Functions with gates



**Literal:** Any primed or unprimed variable.

eg.  $\frac{x + x'y}{2} = \frac{(x + x')(x + y)}{2} = \frac{1 \cdot (x + y)}{2} = \frac{x + y}{2}$  {expn. with 3 literals converted into 2 y}

\*  $x \cdot (x' + y) = xx' + xy = 0 + xy = xy$

\*  $x'y + x'z + yz = xy + x'z + yz(x + x') = xy + x'z + yz(x + x')$   
 $= xy + x'z + xyx + x'zy = xy + x'z + xy + x'zy = xy + x'z + x'zy$   
 $= xy + x'z$

**Complement of a Function:**

x	y	x'y	(x'y)' = (x')' + y' = x + y'
0	0	0	1
0	1	0	0
1	0	1	0
1	1	0	1

In general,

$$(A + B + C + D + \dots)' = A'B'C'D' \dots$$

$$(ABCD \dots)' = A' + B' + C' + D' \dots$$

\* **Min terms and Max terms:**

x	y	z	Min term	Max term	designation
0	0	0	$x'y'z'$	$x+y+z$	$M_0$
0	0	1	$x'y'z$	$x+y+z'$	$M_1$
0	1	0	$x'yz'$	$x+y'+z$	$M_2$
0	1	1	$x'yz$	$x+y'+z'$	
1	0	0	$xy'z'$	$x'+y+z$	
1	0	1	$xy'z$	$x'+y+z'$	
1	1	0	$xyz'$	$x'+y'+z$	
1	1	1	$xyz$	$x'+y'+z'$	



For  $n$  variables, no. of minterms and maxterms =  $2^n$  each

$x$	$y$	$z$	$f_1$	$f_2$	Minterms:
0	0	0	0	0	$f_1 = x'y'z + xy'z + xyz$
0	0	1	1	0	$f_2 = x'y'z + xy'z + x'yz + xyz$
0	1	0	0	0	Maxterms:
0	1	1	0	1	<del><math>f_1 = (x+y+z)(x+y'+z)(x+y'+z')(x'+y+z)</math></del>
1	0	0	1	0	$f_1 = (x+y+z)(x+y'+z)(x+y'+z')(x'+y+z)$
1	0	1	0	1	$(x+y+z)(x+y'+z)(x+y'+z')(x'+y+z)$
1	1	0	0	1	$(x+y+z)(x+y'+z)(x+y'+z')(x'+y+z)$
1	1	1	1	1	$f_2 = (x+y+z)(x+y'+z)(x+y'+z')(x'+y+z)$

Standard Form:

Sum of minterms:

$$F = AB'C = A(B+B') + B'C(A+A')$$

$$= AB + AB' + AB'C + AB'C$$

$$= AB(1+1') + AB'(1+1') + B'C(A+A')$$

$$= AB + AB' + AB'C + AB'C + AB'C + AB'C + A'B'C$$

$$F(A,B,C) = \sum (1,4,5,6,7)$$

$$= x'y'z + xy'z + x'yz + xyz + x'yz$$

Product of maxterms:

$$F = \sum (1,4,5,6,7) = \pi(0,2,3)$$

31/01/23 Subtraction with complements:

- Let  $M$  and  $N$  be two  $n$  digit unsigned numbers with base  $x$ , then to calculate  $M-N$  follow the steps given below:
- Add  $M$  to  $x$ 's complement of  $N$ .  $\Rightarrow M + x^n - N$
  - If  $M > N$ , sum will produce an end carry  $x^n$  which is discarded.
  - If  $M < N$ , sum does not produce an end carry and is equal to  $x^n - (N-M)$  which is  $x$ 's complement of  $N-M$ . To obtain the answer in a familiar form, take the  $x$ 's complement of sum and precede with a negative sign.

Q. Using 10's complement find  $72532 - 3250$ .

$$M = 72532, N = 03250, n = 10$$

$$10's \text{ complement of } N = 10^5 - 03250 = 9's \text{ complement} + 1$$

$$= 96749 + 1$$

$$= 96750$$

$$M + x^n - N = 72532 + 96750$$

$$= 169282$$

1 is carry.

$$\Rightarrow \text{Ans} = 169282 - 100000 = 69282$$

Q. 3250 - 72532

$$M = 3250, N = 72532$$

$$10's \text{ complement of } N = 10^5 - 72532 = 2746711 = 27468$$

$$M + 10^5 - 1 = 30718$$

$$10's \text{ complement of } 30718, 269281 + 1 = 69282$$

$$\text{Result} = -69282$$

$$10001 \text{ of } 69$$

\* Q.  $X = 1010100, Y = 1000011$ . Perform subtraction (i)  $X - Y$  using 2's complement.

i) 2's complement of  $Y = 011100 + 1 = 011101$

$$X + 2^n - Y = 1010100 + 011101 = 10010001$$

It is carry.

$$\text{Ans} = 10010001 - 10000000 = 0010001$$

ii) 2's complement of  $X = 010101 + 1 = 010110$

$$Y + 2^n - X = 1000011 + 1 = 1000012$$

$$2's \text{ complement of } Y + 2^n - X = 0010000 + 1 = 0010001$$

$$\text{Ans} = -10001$$

### Signed Binary Numbers:

Sign is written in binary form against the no.  $-10$   
 $1 = -ve, 0 = +ve$

Signed magnitude notation: signed 1's complement notation:

$$+9 = 01001 \quad -9 = 1's \text{ complement of } 9 = 10110$$

$$\begin{array}{r} 10110 \\ +1 \\ \hline 10111 \text{ (2's comp)} \end{array}$$

$$-9 \text{ with 8 bits} \rightarrow \begin{array}{c} 1 \\ \hline 0001001 \\ \text{Sign} \end{array}$$

$$+9 \text{ in 8 bits} = 00001001$$

$$1's \text{ complement of } -9 = 11110110$$

Signed 2's complement representation:

$$11110110 + 1 = 11110111$$

6/10/20

### \* Binary Codes:

\* No. of <sup>different</sup> patterns possible with  $n$  bits of 0 and 1  $= 2^n$

If we have  $2^n$  different objects, then we need at least  $n$  bits to distinguish between them.



## i) BCD (Binary Coded Decimal)

BCD code for 10 = 0001 0000 = 1010  
 for 11 = 0001 0001 = 1011  
 (not equivalent to binary)

0 0 0 0  
 1 1 1 1

## ii) Excess 3:

0 0 0 1  
 1 0 1 0  
 2 0 1 0  
 3 1 1 0

$$9 = 1100$$

## iii) 84-2-1:

0 0 0 0  
 1 0 1 1  
 2 0 1 0

## iv) 2421:

0 0 0 0  
 1 0 0 1  
 2 0 0 1

\* BCD code is used when internal arithmetic in the computer is done in decimal form.

$$\text{eg } 12 + 13 = 00010010 + 00010011$$

\* The excess 3, 2421 and 84-2-1 are self complementing codes.

9's complement of a no. is obtained by changing 1's to 0's and 0's to 1's.

\* 1001  $\rightarrow$  9 (BCD), 6 (excess 3), 7 (84-2-1), 3 (2421), -2 (sign mag rep)  
 -6 (signed 1's complement), -7 (signed 2's complement)

$$\text{Q. } 23 - 18 = ?$$

$$\begin{array}{r} 23 \\ - 18 \\ \hline 05 \end{array} \quad \text{Ans} = 5$$

$$\text{Q. } 1011 - 0100 = ? \quad 84-2-1$$

$$9's \text{ complement of } 0100 = 1011$$

## \* Error Detection Codes:

### i) Parity Scheme:

Odd Parity  
 Message Parity  
 0000 1  
 0001 0

Even Parity  
 Message Parity  
 0000 0  
 0001 1

Can not detect more than one error.

ii) Gray Code:

Gray Code	Decimal equivalence
0000	0
0001	1
0011	2
0010	3
0110	4
0111	5
0101	6

There will be change in only one bit b/w successive decimal equivalents.

10/01/18

\* Two and Three Variable Maps (K-Maps):

$x \ y$   
 $0 \ 0$   
 $0 \ 1$   
 $1 \ 0$   
 $1 \ 1$

$x \ y$	0	1
0	$m_0$	$m_1$
1	$m_2$	$m_3$

$$F = xy + x'y$$

$x \ y \ z$	00	01	11	10
0	$m_0$	$m_1$	$m_3$	$m_2$
1	$m_4$	$m_5$	$m_7$	$m_6$

$$F(x,y,z) = \Sigma(2,3,4,5) = m_2 + m_3 + m_4 + m_5$$

$$x'y + xy' = x \oplus y$$

$$F(x,y,z) = \Sigma(3,4,6,7)$$

$x \ y \ z$	00	01	11	10
0			1	
1	1		1	1

$$yz + xz$$

$$F(x,y,z) = \Sigma(0,2,4,5,6)$$

$x \ y \ z$	00	01	11	10
0	1			
1		1		
				1

$$x'z + xy'$$



$$F(w, x, y, z) = \Sigma(0, 1, 2, 4, 5, 6, 8, 9, 12, 13, 14)$$

yz \ wx	00	01	11	10
00	1	1	0	1
01	1	1	0	1
11	1	1	0	1
10	1	1	0	1

$$y' + w'z' + xz'$$

Simplify the Boolean function  $F = A'B'C' + B'CD' + A'BCD' + AB'C'$

$$\begin{aligned} F &= A'B'C'(C + D') + (A + A')B'CD' + A'BCD' + AB'C'(C + D') \\ &= A'B'C'D + A'B'C'D' + AB'CD' + A'B'CD' + A'BCD' + AB'C'D + AB'C'D' \end{aligned}$$

	$C'D'$	$C'D$	$CD$	$CD'$
$A'B'$	1	1	0	1
$A'B$	0	0	0	1
$AB$	0	0	0	0
$AB'$	1	1	0	1

$$B'C' + B'D' + A'CD'$$

20/8/2018

### \* Prime Implicant:

A prime implicant is a product term obtained by combining the maximum possible no. of adjacent squares in the map. A single 1 on a map represents a prime implicant if it is not adjacent to any 1.

eg.  $F(A, B, C, D) = \Sigma(0, 2, 3, 5, 7, 8, 9, 10, 11, 13, 15)$

$$\bar{B}\bar{D} + BD + A\bar{B} + \bar{B}C$$

CD \ AB	00	01	11	10
00	1	0	1	1
01	0	1	1	0
11	0	1	1	0
10	1	1	1	1

$BD, B'D'$  are essential P.I.s.  
 $AD, AB', CD, B'C$  are P.I.s.

$$\begin{aligned} F &= BD + B'D' + CD + AD = BD + B'D' + CD + AB' \\ &= BD + B'D' + B'C + AD = BD + B'D' + B'C + AB' \end{aligned}$$

\* If a minterm in a square is covered by only one prime implicant, that implicant is said to be an essential prime implicant.

### Five Variable Maps:

BC	DE $\xleftarrow{A=0} \rightarrow$			
	00	01	11	10
00	0	1	3	2
01	4	5	7	6
11	12	13	15	14
10	8	9	11	10

BC	$\xleftarrow{A=1}$ DE $\rightarrow$			
	00	01	11	10
00	16	17	19	18
01	20	21	23	22
11	28	29	31	30
10	24	25	27	26

eg.  $F(A, B, C, D, E) = (0, 2, 4, 6, 9, 13, 21, 23, 25, 29, 31)$

BC	$\xleftarrow{A=0} \rightarrow$ DE			
	00	01	11	10
00	1			1
01	1			1
11		1		
10		1		

$A'B'E', ABDE$

BC	$\xleftarrow{A=1} \rightarrow$ DE			
	00	01	11	10
00				
01		1	1	
11		1	1	
10		1		

$ACE, ABDE$

There are 6 minterms from 0 to 15 belonging to  $A=0$  part of the map. Other 5 terms belong to  $A=1$ . The two squares in column 01 and the last two rows are common to both parts of the map.

31/8/18

### Circuit:

There are two types of circuit:

- i) Combinational
- ii) Sequential



### Adder Design:


Bit 1		Bit 2	sum	carry
0	+	0	0	0
0	+	1	1	0
1	+	0	1	0
1	+	1	0	1

$$S = x'y + xy'$$

$$C = xy$$



## Two OR Gates, Two AND Gate:



$$S = (x+y)(x'+y')$$

$$= xx' + xy' + yx' + yy'$$

$$= xy' + yx'$$

$$* S = (C + x'y')'$$


$$C = xy$$

$$(A+B)' = A'B'$$

$$= (x'+y')(x+y)$$

$$= x'x + x'y + y'x + yy'$$

$$= x'y + y'x$$



$$C = (x'+y')' = xy$$

$$S = (x+y)(x'+y')$$

$$= xy' + yx'$$

## \* Full Adder:

Half adder

x	y	z	C	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

$$* S = x'y'z' + x'y'z + x'y'z' + x'yz$$

$$C = x'yz + xy'z + xyz' + xyz$$


$$carry = xz + yz$$

x	yz	00	01	11	10
0	0		1		1
1	0	1		1	

S

x	yz	00	01	11	10
0	0			1	
1	0		1	1	1

C



7/9/18

### Code Conversion:

Input BCD

A	B	C	D
0	0	0	0
0	0	0	1
0	0	1	0
0	0	1	1

O/P excess-3 code

w	x	y	z
0	0	1	1
0	1	0	0
0	1	0	1
0	1	1	0

0 1 0 1	- 5
0 1 1 0	- 6
0 1 1 1	- 7
1 0 0 0	- 8
1 0 0 1	- 9

W	CD	00	01	11	10
AB	00				
01			1	1	1
11	12	X	13	X	14
10		1	1	X	10

Values after 9 are not defined. They are called don't care and denoted by X.

X	CD	00	01	11	10
AB	00		1	1	1
01		1			
11	X	X	X	X	X
10		1	X	X	X

$$X = B\bar{C}\bar{D} + \bar{B}D + \bar{B}C$$

Y	CD	00	01	11	10
AB	00	1		1	
01		1		1	
11	X	X	X	X	X
10		1		X	X

$$Y = CD + \bar{C}\bar{D}$$

Z	CD	00	01	11	10
AB	00	1			1
01		1			1
11	X	X	X	X	X
10		1		X	X

$$Z = \bar{B}CD + C\bar{D}$$

### Exclusive OR:

Error Detection:

Parity bit ensures that parity is same.

Full

Yes, value

ans of

A.

B-

C

14/9/18

Stam

A de

ptom

Full

S C

S C



## Single Error Detection

Message

1111

1011

Parity bit

1

### Exclusive OR:

$$x \oplus 0 = x$$

$$x \oplus 1 = \bar{x}$$

$$x \oplus x = 0$$

$$x \oplus \bar{x} = 1$$

$$x \oplus \bar{y} = (x \oplus y)'$$

$$x \oplus y = (x \oplus y)'$$

Commutative and Associative:

$$a \oplus b = b \oplus a$$



$$0 \oplus (b \oplus c) = (a \oplus b) \oplus c$$

No need of parenthesis.

$$A \oplus B \oplus C = A \oplus B' \oplus C' \oplus B$$

$$A \oplus B \oplus C = AB'C' + A'BC' + ABC + A'B'C$$

Its value is 1 when any of the 4 is 1.




Parity checker

14/9/18

### Decoders and Encoders:

Standard combinational circuits

A decoder is a combination circuit that converts binary information from  $n$  input lines to a maximum of  $2^n$  output lines.



$$D_0 = \bar{x}'\bar{y}'\bar{z}' (000)$$

$$D_1 = \bar{x}'\bar{y}'z' (001)$$

$$D_2 = \bar{x}'y'\bar{z}' (010)$$

...


$D_7$

Full adder with a decoder and two OR gates:

$$S(x, y, z) = \Sigma(1, 2, 4, 7)$$

$$C(x, y, z) = \Sigma(3, 5, 6, 7)$$

$$\bar{x}'y'z + \bar{x}y'z' + x\bar{y}'z' + xy'z$$



## Encoder:

$2^n$  input -  $n$  outputs

An encoder is a digital circuit that performs the inverse operation of a decoder.


Truth table for octal to binary encoder:

Inputs								Encoder output		
$D_0$	$D_1$	$D_2$	$D_3$	$D_4$	$D_5$	$D_6$	$D_7$	$x$	$y$	$z$
1	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	0	0	1	0	0	0	0	0	1	1
0	0	0	0	1	0	0	0	1	0	0
0	0	0	0	0	1	0	0	1	0	1
0	0	0	0	0	0	1	0	1	1	0
0	0	0	0	0	0	0	1	1	1	1

$$x = D_4 + D_5 + D_6 + D_7$$


$$y = D_2 + D_3 + D_6 + D_7$$

$$z = D_1 + D_3 + D_5 + D_7$$




## \* Multiplexer:

Transmitting a large information over a small no. of lines.



$S_1$	$S_0$	$Y$
0	0	$I_0$
0	1	$I_1$
1	0	$I_2$
1	1	$I_3$





5/10/18

## Digital Circuits:

### 1. Combinational

o/p depends only on i/p

### 2. Sequential


o/p depends on the i/p as well as previous o/p

Importance of sequential circuits:


- \* For incrementing a no. by 1
- \* Traffic light controller
- \* Sequential circuits are circuits having a memory element.



Combinational ckt




Sequential circuit



Back & Hold switching  
 $Q = 0, 0, 0, 0, \dots$  /  $Q = 1, 1, 1, \dots$   
Sequential circuit

### SR/RS Latch:




A	B	O/P
0	0	1
0	1	0
1	0	0
1	1	0

S	R	Q	Q'
1	0	1	0
0	0	1	0
0	1	0	1
1	1	0	0
0	0	1	1

o/p is unpredictable

### SR Latch with the help of NAND Gates:




S	R	Q	Q'
1	0	0	1
1	1	0	1
0	1	1	0
1	1	1	0
0	0	1	1

(after  $S=1, R=0$ )

(after  $S=0, R=1$ )

(Forbidden)



### SR Latch with control input

En	S	R	Next stage of Q
0	x	x	No change
1	0	0	No change
1	0	1	$Q=0$ reset state
1	1	0	$Q=1$ set state
1	1	1	Indeterminate


Enable input decides the enableability of circuit. If it is 1, circuit will work, if it is close, circuit will not respond

6/10/18


SR Latch

Two Realizations:


SR Latch  
NOR Gate



NAND Gate



D Latch:



En	D	next state of Q
0	X	No change
1	0	Q = 0, reset state
1	1	Q = 1, set state

Also called transparent latch as gives the same o/p as i/p. To put on hold enable input = 0.

The undesirable QIP (11) is not obtained as a complementary i/p is used.

Difference b/w latch and Flip-flop:



Both are storage elements

Latch	Flip-flops
Operate with signal levels.	Operate with signal transitions

→ Response to the level

Positive edge response

Negative edge response




~~J-K Flip-flop:~~





## JK Flip-Flop:




$$D = JQ' + K'Q$$

J	K	Q(t+1)
0	0	Q(t) no change
0	1	0 reset
1	0	1 set
1	1	Q'(t) complement

## T Flip-Flop:


Toggle



T	Q(t+1)
0	Q(t) no change
1	Q'(t) complement

8/9/18

## Analysis of sequential circuits:



$$A(t+1) = A(t)x(t) + B(t)x(t)$$

$$B(t+1) = A'(t)x(t)$$

$$y(t) = [A(t) + B(t)]x'(t)$$

↔ State equations

$$\begin{cases} A(t+1) = A + Bx \\ B(t+1) = A'x \\ y = (A+B)x' \end{cases}$$

## State Table:

Present state		Input	Next state		Output
A	B	x	A	B	y
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	0	1
0	1	1			
⋮					


## State Diagram:

The information available in the state table can be represented graphically in the form of state diagram.

### Second Form of State Table:

Present state		Next state				Output	
		x=0		x=1		x=0	x=1
A	B	A	B	A	B	y	y
0	0	0	0	0	1	0	0
0	1	0	0	1	1	1	0
1	0	0	0	1	0	1	0
1	1	0	0	1	0	1	0

This form makes it easy to draw the pictorial representation of the state table.



The four circles represent 4 states.

$$s/p \leftarrow 0/0 \rightarrow o/p$$

steps to analyse sequential cts

circuit diagram  $\rightarrow$  equations  $\rightarrow$  state table  $\rightarrow$  state diagram




26/10/2018

## Registers and Counters:

Register is a group of flip-flops, each of which share a common clock and is capable of storing 1 bit of information. An  $n$  bit register has  $n$  flip-flops.

Counter is basically a register that goes through a predetermined sequence of states.




The common clock input triggers all flip-flops at the positive edge and the binary data available at the four inputs is transferred into the register.

clear\_b input is useful for clearing the register to all 0s before the input is present.

## Register with Parallel Load:

- All the inputs should appear at the output simultaneously.
- Using clock input for creating the register with parallel load creates problems in synchronization.




When the load input is 1, the data in the four inputs are transferred into the register with next positive edge of the clock.

When the load input is 0, the outputs of the flip-flops are connected to their respective inputs. The feedback connection from output to input is necessary because D flip-flops do not have a no change condition.

## Shift Register:

A register capable of shifting its binary information is called a shift register.




Each clock pulse shifts the contents of the register 1 bit position right. The serial input determines what goes into the leftmost flip-flop during the shift.

## Serial Transfer:

A digital system is said to operate in serial mode when information is transferred and manipulated one bit at a time.

## Parallel Transfer:



All the bits of the register are transferred ~~by shift~~ at the same time.



## 241018

## Binary Ripple Counter:

A binary ripple counter is a series of complementing flip-flops with the output of each flip-flop connected to the C input of next higher cycles flip-flop.





11/9/18


## Queue:

It is a linear data structure. Follows FIFO, Insertion opposite ends.

Deletion:

- ① Both F and R are -1

Insertion:



J	K	Qn	Qn+1
0	0	0	0
0	1	0	0
1	0	0	1
1	1	0	1

- \* Q<sub>1</sub> changes state after each clock pulse.
- \* Q<sub>2</sub> complements every time Q<sub>1</sub> goes from 1 to 0, as long as Q<sub>3</sub> = 0.
- \* When Q<sub>3</sub> becomes 1, Q<sub>2</sub> remains at 0.
- \* Q<sub>4</sub> complements every time Q<sub>2</sub> goes from 1 to 0.
- \* Q<sub>3</sub> remains at 0 as long as Q<sub>2</sub> or Q<sub>4</sub> is 0.