
processing_system7_0
DDR
FIXED_IO
USBIND_0
M_AXI_GP0
FCLK_CLK0
FCLK_RESET0_N
M_AXI_GP0_ACLK
ZYNQ
ZYNQ7 Processing System
DDR
FIXED_IO
rst_ps7_0_100M
slowest_sync_clk
ext_reset_in
aux_reset_in
mb_debug_sys_rst
dcm_locked
mb_reset
bus_struct_reset[0:0]
peripheral_reset[0:0]
interconnect_aresetn[0:0]
peripheral_aresetn[0:0]
Processor System Reset
ps7_0_axi_periph
S00_AXI
ACLK
ARESETN
S00_ACLK
S00_ARESETN
M00_ACLK
M00_ARESETN
M01_ACLK
M01_ARESETN
M02_ACLK
M02_ARESETN
M03_ACLK
M03_ARESETN
M00_AXI
M01_AXI
M02_AXI
M03_AXI
AXI Interconnect
axi_timer_0
S_AXI
capturetrig0
capturetrig1
freeze
s_axi_aclk
s_axi_aresetn
generateout0
generateout1
pwm0
interrupt
AXI Timer
axi_bram_ctrl_1
S_AXI
s_axi_aclk
s_axi_aresetn
BRAM_PORTA
bram_addr_a[15:0]
bram_clk_a
bram_wrdata_a[31:0]
bram_rddata_a[31:0]
bram_en_a
bram_we_a[3:0]
AXI BRAM Controller
porta1_addr_slice
Din[31:0]
Dout[8:0]
Slice
const_wea_1
dout[0:0]
Constant
portb1_addr_slice
Din[15:0]
Dout[13:0]
Slice
blk_mem_gen_1
BRAM_PORTA
addra[8:0]
clka
douta[1023:0]
ena
rsta
wea[0:0]
BRAM_PORTB
addrb[13:0]
clkb
dinb[31:0]
doutb[31:0]
enb
web[0:0]
rsta_busy
rstb_busy
Block Memory Generator
hngac_authorize_0
s_axi_control
ap_clk
ap_rst_n
Vitis™ HLS
policy_PORTA
policy_Addr_A[31:0]
policy_Clk_A
policy_Dout_A[1023:0]
policy_EN_A
policy_Rst_A
policy_PORTB
policy_Addr_B[31:0]
policy_Clk_B
policy_Dout_B[1023:0]
policy_EN_B
policy_Rst_B
interrupt
HNGAC Authorize 5D (Pre-Production)
porta0_addr_slice
Din[31:0]
Dout[8:0]
Slice
const_wea_0
dout[0:0]
Constant
portb0_addr_slice
Din[15:0]
Dout[13:0]
Slice
blk_mem_gen_0
BRAM_PORTA
addra[8:0]
clka
douta[1023:0]
ena
rsta
wea[0:0]
BRAM_PORTB
addrb[13:0]
clkb
dinb[31:0]
doutb[31:0]
enb
web[0:0]
rsta_busy
rstb_busy
Block Memory Generator
axi_bram_ctrl_0
S_AXI
s_axi_aclk
s_axi_aresetn
BRAM_PORTA
bram_addr_a[15:0]
bram_clk_a
bram_wrdata_a[31:0]
bram_rddata_a[31:0]
bram_en_a
bram_we_a[3:0]
AXI BRAM Controller