Name: Deep Patel Roll No.: CS21B1008

Introduction to HDL Assignment

Q.1 Design a system which receives 4-bit 8 data samples sequentially and output even sequenced data from the third data point onwards. Verify the design functionally by writing a test-bench at least for two sets of 4-bit 8 data samples. You need to simulate the entire design using the test bench.

Design Code:

File No. 1: p1.vhd

```
library ieee;
use ieee.std_logic_1164.all;
entity prob1 is
port (d: in std_logic_vector(3 downto 0);
clk,nreset,nready: in std logic;
q:out std_logic_vector(3 downto 0));
end prob1;
architecture prob1arch of prob1 is
component counter8 is
port(clk: in std logic;
nreset: in std logic;
nready: in std_logic;
count : out std_logic_vector (2 downto 0));
end component;
component en gen is
port(clk : in std_logic;
nreset: in std logic;
count_in: in std_logic_vector(2 downto 0);
enable : out std logic);
end component;
component d latch
port (d: in std_logic_vector (3 downto 0);
clk,nreset,enable: in std_logic;
q: out std logic vector(3 downto 0));
end component;
```

```
signal counter : std_logic_vector(2 downto 0);
signal enable_out : std_logic;
signal int_clk : std_logic;

begin
DFF4 : d_latch port map(clk => clk,nreset => nreset,enable => enable_out,d => d,q => q);
unit_enable: en_gen port map(clk => clk,nreset => nreset,count_in => counter,enable => enable_out);
unit_counter: counter8 port map(clk => clk,nreset => nreset,nready => nready,count => counter);
end prob1arch;
```

Sub Files:

1. d_latch.vhd

```
library ieee:
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use ieee.std logic unsigned.all;
entity d latch is
port(
clk: in std_logic;
nreset: in std logic;
enable: in std_logic;
d: in std_logic_vector (3 downto 0);
q: out std_logic_vector(3 downto 0)
);
end entity d_latch;
architecture d_arch of d_latch is
begin
process (nreset, clk) is
begin
if (nreset = '0') then
q <= (others=>'0');
elsif (rising edge(clk)) then
if (enable = '1') then
q \le d;
end if;
end if:
end process;
end d_arch;
```

2. engen11.vhd

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use ieee.std_logic_unsigned.all;
entity en_gen is
port( clk : in std_logic;
nreset: in std logic;
count_in: in std_logic_vector(2 downto 0);
enable : out std_logic
);
end entity en_gen;
architecture en_gen_arch of en_gen is
begin
process (nreset, clk) is
begin
 if (nreset = '0') then
   enable <= '0';
 elsif (rising edge(clk)) then
   if (count_in > "001") and (count_in(0) = '1') then
      enable <= '1';
   else
      enable <= '0';
   end if:
 end if;
end process;
end en_gen_arch;
   3. <u>count_8.vhd</u>
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use ieee.std_logic_unsigned.all;
entity counter8 is
--generic ( n : natural := 4);
port(
clk: in std_logic;
nreset: in std logic;
nready: in std_logic;
count : out std_logic_vector (2 downto 0)
);
```


```
end counter8:
architecture counter8_arch of counter8 is
signal temp: unsigned (2 downto 0);
constant MAXCOUNT: unsigned (2 downto 0) := "111";
begin
p0: process (nreset, clk) is
--signal temp: unsigned (3 downto 0);
begin
if (nreset = '0') then
temp <= (others => '0');
--count <= (others => '0');
elsif (rising_edge(clk)) then
 if (nready = '1') then
 temp <= (others => '0');
 elsif (temp = MAXCOUNT) then
 temp <= (others => '0');
 else
 temp \le temp + 1;
 end if;
end if:
--count <= std logic vector(temp);
end process p0;
count <= std_logic_vector(temp);</pre>
end counter8 arch;
```

Test Bench - 1:

```
library ieee;
use ieee.std logic 1164.all;
entity prob1tb is end prob1tb;
architecture test of prob1tb is
component prob1
port(d: in std logic vector(3 downto 0);
clk,nreset,nready: in std_logic;
q:out std_logic_vector(3 downto 0));
end component;
signal clk : std_logic := '1';
signal nreset : std logic := '1';
signal nready: std_logic;
signal d: std_logic_vector(3 downto 0) := (others=>'0');
signal q: std logic vector(3 downto 0);
begin
dut:prob1 port map(d=>d, nready=>nready, nreset=>nreset, clk=>clk, q=>q);
```

```
clock_gen: process(clk)
begin
clk <= not clk after 10 ns;
end process clock_gen;
wavegen_proc: process
begin
nreset <= '0';
nready <= '1';
wait for 20 ns;
nreset <= '1';
wait for 20 ns;
nready <= '0';
wait for 20 ns; d <= "1110";
wait for 20 ns; d <= "0001";
wait for 20 ns; d <= "0010";
wait for 20 ns; d <= "1000";
wait for 20 ns; d <= "0100";
wait for 20 ns; d <= "0011";
wait for 20 ns; d <= "0110";
wait for 20 ns; d <= "0111";
wait:
end process;
end architecture test;
```

Simulation of Test Bench - 1:



Test Bench - 2:

```
library ieee;
use ieee.std_logic_1164.all;
entity tb2 prob1 is end tb2 prob1;
architecture test2 of tb2_prob1 is
component prob1
port(d: in std_logic_vector(3 downto 0);
clk,nreset,nready: in std_logic;
q:out std_logic_vector(3 downto 0));
end component;
signal clk : std_logic := '1';
signal nreset : std_logic := '1';
signal nready: std logic;
signal d: std_logic_vector(3 downto 0) := (others=>'0');
signal q: std_logic_vector(3 downto 0);
begin
dut:prob1 port map(d=>d, nready=>nready, nreset=>nreset, clk=>clk, q=>q);
clock gen: process(clk)
begin
clk <= not clk after 10 ns;
end process clock_gen;
wavegen_proc: process
begin
nreset <= '0';
nready <= '1';
wait for 20 ns;
nreset <= '1';
wait for 20 ns;
nready <= '0';
wait for 20 ns; d <= "1111";
wait for 20 ns; d \le 1001;
wait for 20 ns; d <= "1010";
wait for 20 ns; d <= "1011";
wait for 20 ns; d <= "1100";
wait for 20 ns; d <= "1101";
wait for 20 ns; d \le 0.000";
wait for 20 ns; d <= "1110";
wait:
end process;
end architecture test2;
```

Simulation of Test Bench - 2:

