



INDIAN INSTITUTE OF TECHNOLOGY ROORKEE

COMPUTER ARCHITECTURE AND MICROPROCESSORS

An Implementation Study of Register Renaming Logic

Author:

Anupam Singh

Katkar Prathamesh Shivaji

Utkarsh

Sanskar Agarwal

Harshit Goenka

Shivam Yadav

Jitendra Patel

Supervisor:

Sateesh Kumar Peddoju

A report submitted for our project on

Register Renaming Logic

October 31, 2019

Abstract

Most modern computer applications require that the computer system meets minimum requirements in order to run. One of those requirements is processor's performance. Computer architects are trying to improve a processor's performance in every way possible.

One of the ways of improving processor's performance is register renaming. A register is a small unit of fast storage quickly accessible to a computer's CPU. Every logical register has a set of physical registers associated with it. While a programmer in assembly language refers, for instance to a logical register **\$r0**, the processor transposes this name to one specific physical register. The physical registers are opaque and cannot be referenced directly but only via the canonical names. This property of CPU registers can be exploited to improve CPU performance. If in an assembly language, multiple instructions refer to the same registers (i.e. having same canonical names), but these instructions are independent of each other, we can simply change the canonical name of some of these registers. This will make these instructions eligible for parallel execution, thus reducing the number of CPU cycles per instruction. This helps to reveal more instruction level parallelism in an instruction stream.

Register renaming helps to remove false data dependencies. This project will help us understand how this elegant technique is implemented in modern processors and how it affects the CPU performance. This project will cover some register renaming algorithms (implementation and analysis).

Contents

| | | |
|----------|---|-----------|
| 1 | Why we choose this topic? | 2 |
| 2 | Gantt Chart | 3 |
| 2.1 | Tasks | 3 |
| 2.2 | Resources | 3 |
| 2.3 | PERT Chart | 3 |
| 3 | Background | 4 |
| 3.1 | Hazards | 4 |
| 3.1.1 | Read after write (RAW) | 4 |
| 3.1.2 | Write after read (WAR) | 4 |
| 3.1.3 | Write after write (WAW) | 5 |
| 3.2 | Role of Register Renaming | 5 |
| 4 | Register Renaming Technique | 6 |
| 5 | Theory | 7 |
| 5.1 | Reorder Buffer | 7 |
| 5.2 | Tomasulo Algorithm | 7 |
| 6 | Implementation | 9 |
| 7 | References | 11 |
| 7.1 | Register Renaming and Dynamic Speculation: an Alternative Approach | 11 |
| 7.2 | An Efficient Algorithm for Exploiting Multiple Arithmetic Units . . . | 11 |
| 7.3 | The Design Space of Register Renaming Techniques | 11 |

Why we choose this topic?


Pipeline hazards prevent next instruction from executing during designated clock cycle. There are 3 classes of pipeline hazards one of them is data hazards which occur when given instruction depends on data from an instruction ahead of it in pipeline. To eliminate data hazards one of the ways is register renaming.

Register renaming is an elegant technique which helps to remove data hazards: Write after Read (False Dependency) and Write after Write (False Dependency). The principle of register renaming is straightforward. If the processor encounters an instruction that addresses a destination register, it temporarily writes the instruction's result into a dynamically allocated rename buffer rather than into the specified destination register. Renaming increases the average number of instructions that are available for parallel execution per cycle.


This technique is interesting because virtually all recent superscalars rename registers to boost performance and system performance. Besides this data hazards and pipelining are in our **CSN 221** course structure so we find it amusing to gain in depth knowledge about eliminating data hazards.

Gantt Chart


2.1 Tasks



2.2 Resources



2.3 PERT Chart



Background

3.1 Hazards

Instructions in a pipelined processor are performed in several stages, so that at any given time several instructions are being processed in the various stages of the pipeline which helps to increase clock frequency. A hazard occurs when two or more of these simultaneous instructions conflict in the pipeline.

Data hazards occur when instructions that exhibit data dependence modify data in different stages of a pipeline. There are three situations in which a data hazard can occur:

- Read after Write (True data dependency)
- Write after Read (False data dependency)
- Write after Write (False data dependency)

3.1.1 Read after write (RAW)

A read after write (RAW) data hazard refers to a situation where an instruction refers to a result that has not yet been calculated or retrieved. This can occur because even though an instruction is executed after a prior instruction, the prior instruction has been processed only partly through the pipeline.

For example:

```
1 add $t2,$t1,$t3
2 add $t4,$t2,$t3
```

The first instruction is calculating a value to be saved in register \$t2, and the second is going to use this value to compute a result for register \$t4. However, in the pipeline, when operands are fetched for the 2nd instructions, the results from the first will not yet have been saved, and hence a data dependency occurs.

A data dependency occurs with instruction i2, as it is dependent on the completion of instruction i1. This type of dependency is unaffected by register renaming.

3.1.2 Write after read (WAR)

A write after read (WAR) data hazard represents a problem with concurrent execution.

For Example:

```
1 add $t4,$t1,$t5
2 add $t5,$t1,$t2
```

In pipelining situation there is a chance that i2 may finish before i1, it must be ensured that the result of register \$t5 is not stored before i1 has had a chance to fetch the operands. It can be easily solved by register renaming.

3.1.3 Write after write (WAW)

(i2 tries to write an operand before it is written by i1) A write after write (WAW) data hazard may occur in a concurrent execution environment.

For example:

```
1 add $t2,$t4,$t7
2 add $t2,$t1,$t3
```

The write back of i2 must be delayed until i1 finishes executing. It can be easily solved by register renaming.

3.2 Role of Register Renaming

Write after Read and Write after Write are two false dependencies which can be resolved by register renaming. Instead of delaying the write operation until all read operations are completed, two copies of the location can be maintained, the old value and the new value. Read operation that happens before the write operation of the new value can be provided with the old value while other read operations that follow the write operations are provided with the new value. The false dependency is broken and additional opportunities for out-of-order execution are created. When all reads that need the old value have been satisfied, it can be discarded. This is the essential concept behind register renaming.

Register Renaming Technique

Register renaming is a technique used to allow multiple execution paths without conflicts between different execution units trying to use the same registers. Instead of just one set of registers being used, multiple sets are put into the processor. This allows different execution units to work simultaneously without unnecessary pipeline stalls. For many computations, a CPU uses the data stored in its registers. Processors with large no of registers can use them to hold many program variables, which reduces the number of cache and external memory accesses. Register renaming technique used in all current processors based on the x86 instruction set, can eliminate this false dependency by dynamically substituting different physical registers when dealing with closely-grouped independent operations. Internally, renaming requires more physical registers than the logical registers that are visible to the outside world. Register renaming distinguishes two kinds of registers: logical and physical registers. Logical registers are those used by the compiler, whereas physical registers are those actually implemented in the machine. Typically, the number of physical registers is quite larger than the number of logical registers. When an instruction that produces a result is decoded, the renaming logic allocates a free physical register. The logical destination register is said to be mapped to that physical register. Subsequent data dependent instructions rename their source registers to access this physical register.

Theory

5.1 Reorder Buffer

Renaming based on a reorder buffer uses a physical register file that is the same size as the architectural register file, together with a set of registers arranged as a queue data structure, called the reorder buffer

As instruction execution proceeds, the assigned entry will ultimately be filled in by a value, representing the result of the instruction. When entries reach the head of the reorder buffer, provided they've been filled in with their actual intended result, they are removed, and each value is written to its intended architectural register. If the value is not yet available, then we must wait until it is.

Because instructions take variable times to execute, and because they may be executed out of program order, we may well find that the reorder buffer entry at the head of the queue is still waiting to be filled, while later entries are ready. In this case, all entries behind the unfilled slots must stay in the reorder buffer until the head instruction completes.

For example, consider the case of 6 instructions I1 – I6. Suppose at a given clock cycle that I1 and I2 both finish, and that at earlier clock cycles I4 to I6 also finished, but I3 is yet to complete. We can move the results for I1 and I2 out of the reorder buffer into their respective architectural registers. However, I4 to I6 must wait until I3 has completed.

5.2 Tomasulo Algorithm

Tomasulo's algorithm is a computer architecture hardware algorithm for dynamic scheduling of instructions that allows out of order execution and enables more efficient use of multiple execution units. Every register is augmented by a busy bit. If the bit is off, the register holds the value needed by any instruction that references it. If the bit is set, the register holds the tag of the instruction that will produce the need value. When an instruction enters the decode stage, it is assigned a tag. It reads each source register, obtaining an input value or a tag, depending on the busy bit. The instruction writes its tag into its output register and sets that register's busy bit. The instruction and its input values/tags are buffered in one of several reservation stations, depending on which functional unit it will execute in. At each cycle, a functional unit scans the instructions stored in its reservation station. An instruction may be ready, i.e., have both input values available, or waiting, i.e., one or more of its inputs is a tag, and the instruction cannot execute until some other instruction produces that input. The functional unit will select a ready instruction

and start executing it. When an instruction completes, its result and tag are broadcast to all waiting instructions. Each waiting instruction compares this tag against the tags it is waiting on. If the tags match, the instruction overwrites the tag with the result. This may change the instructions status from waiting to ready. The result is also sent to the register file. If the tag in the output register is the same as that of the instruction, the value is written to the register file.

Following concepts are important for implementing tomasulo's algorithm:

- Reservation station(RS)
- Common data bus(CDB)
- Register Renaming

1. Reservation Status: it's the buffer to store order of instruction
2. Common Data Bus: The CDB connects reservation stations directly to functional units. According to Tomasulo it "preserves precedence while encouraging concurrency".
3. Register Renaming: All general-purpose and reservation station registers hold either a real value or a placeholder value. If a real value is unavailable to a destination register during the issue stage, a placeholder value is initially used. The placeholder value is a tag indicating which reservation station will produce the real value. When the unit finishes and broadcasts the result on the CDB, the placeholder will be replaced with the real value.

Implementation

We have implemented a simplified version of register renaming model explained in the paper. As explained in the paper, the renaming of the register is done in the fetch cycle instead of decode cycle. This helps to eliminate false dependencies before complex pipeline phases. The program we have implemented is a simple asm transpiler which translates the MIPS assembly code to MIPS assembly code replacing the corresponding register. Since the asm file is statically transpiled, therefore control dependencies are impossible to demonstrate. Since the architected registers are mapped onto some subset of the available physical registers, therefore we are using a subset of temporal MIPS register for architecture register. MIPS architecture contains 10 temporal registers (named \$t0 to \$t9) Now imagine a machine containing 10 physical temporal register (*t0tot9*) and 6 architecture register (*t0tot5*). So sample assembly code can only use those 6 architecture register for demonstration purpose. The transpiler will convert the assembly code and remove false dependencies by mapping those architecture register (*t0tot5*) to (*t0tot9*). Please note that actual renaming is register is not happening at hardware level, we are only renaming it in the source code for demonstration purpose.

For example:

Input MIPS code (input.asm)

```
1 .data
2 .text
3 main:
4 add $t0, $t1, $t2
5 add $t2, $t0, $t0
6 add $t0, $t0, $t0
```

Transpiler commands

```
1 $ ./register-renaming input.asm output.asm
2 input file:input.asm
3 output file:output.asm
```

Output MIPS code (output.asm)

```
1 .data
```

```
2 | .text
3 | main:
4 | add $t2, $t0, $t1
5 | add $t3, $t2, $t2
6 | add $t4, $t2, $t2
```

References

7.1 Register Renaming and Dynamic Speculation: an Alternative Approach

by Mayan Moudgill & Keshav Pingali Stamatis Vassiliadis Department of Computer Science, School of Electrical Engineering, IBM Corporation, Cornell University, Cornell University, Enterprise Systems, Ithaca, NY 14853. Ithaca, NY 14853. Poughkeepsie, NY 12602. September 15, 1993

<http://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.59.4027&rep=rep1&type=pdf>

In this paper, they implemented register renaming, dynamic speculation and precise interrupts. Renaming of registers is performed during the instruction fetch stage instead of the decode stage, and the mechanism is designed to operate in parallel with the tag match logic used by most cache designs. By folding renaming into the instruction fetch stage, instead of implementing it in the instruction decode stage as competing approaches do, they remove complexity from the already-complex decode stage.

7.2 An Efficient Algorithm for Exploiting Multiple Arithmetic Units

R. M Tomasulo

<https://pdfs.semanticscholar.org/8299/94a1340e5ecdb7fb24dad2332ccf8de0bb8b.pdf>

7.3 The Design Space of Register Renaming Techniques

D.Sima

<https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=877952&tag=1>