#1 F2 (W,X,Y,Z) = (X'.Y')' · (W.Z)'

2) F ((W,X,1,2)= X,2'+W'.X+W'.Y+Y,2'))'=((X.2')'+(W'.X)'+(W'.Y)'.(Y.2')')'

3) Fz(w,x,4,2) = (x'.4')' (w.2)' = (x+4) · (w+2') = ((x+4)'+(w'+2')')'

4) 74HCOO style 2 in put NAND gate
74HLOZ style 2 input NOR gate
74HLOZ style inverters
74HLOS style 2 input AND gates (74LSOS)
74HLO Style 3 in put NAND gates (74LSO)