The instruction types are arranged as follows: opcode Description

- 0 2 Immediate 8-bit operand
- 3 Two-Register Arithmetic/Logical
- c Load or store

Immediate Instructions (format rNNX)

opcode Mnemonic Description

- 0 LDBI Rr,#NN Rr = NN
- 1 ADDI Rr,#NN Rr = (Rr) + NN
- SUBI Rr,#NN Rr = (Rr) NN

Two-Register Arithmetic/Logical Instructions (format rfsX)

opcode	function	Mnemonic	Description
3	0	CMP Rr,Rs	(Rr) - (Rs) // just set flags
3	1	NEG Rr,Rs	Rr = -(Rs)
3	2	ADD Rr,Rs	Rr = (Rr) + (Rs)
3	3	ADC Rr,Rs	Rr = (Rr) + (Rs) + C
3	4	SUB Rr,Rs	Rr = (Rr) - (Rs)
3	5	SBC Rr,Rs	Rr = (Rr) - (Rs) + C
3	6	MUL Rr,Rs	Rr = (Rr) * (Rs)
3	7	DIVS Rr,Rs	Rr = (Rr) / (Rs) // signed
3	8	DIVU Rr,Rs	Rr = (Rr) / (Rs) // unsigned
3	9	TST Rr,Rs	(Rr) & (Rs) // just set flags
3	a	NOT Rr,Rs	$Rr = \sim (Rs)$
3	b	OR Rr,Rs	$Rr = (Rr) \mid (Rs)$
3	c	AND Rr,Rs	Rr = (Rr) & (Rs)
3	d	BIC Rr,Rs	$Rr = (Rr) \& \sim (Rs)$
3	e	XOR Rr,Rs	$Rr = (Rr) \wedge (Rs)$
3	f	CPY Rr,Rs	Rr = (Rs)

For each 16-bit (4 hexadecimal digit) instruction decode it into a representative mnemonic and description.

Instruction	Mnemonic	Description
3f70	LDBI R3,#0xF7	R3 = 0x000000F7
a2b3	ADD R10,R11	R10 = (R10) + (R11)
d2f0	LDBIRd, #0x2f	$\mathcal{I}_{d} = 0 \times 000002f$
24c3	SUB RZ, RIZ	R2 = (RZ) - (RIZ)
9353	ADC R9, R5	R9 = (R9) + (R5) + C
2c63	AND RZ, Rb	RZ= (RZ) & (R6)
1102	SUBI RI,#0x10	R1= (R1)- 0x0000010
4b23	OR R4, R2	R4= (R4) 1(R2)
5d33	BIC R5, R3	$RS = (RS) &\sim (R3)$
0fb3	CPY RO, RII	R0 = (R11)
32d3	ADD R3, R13	R3= (R3)+ (R13)
65c1	SBC Rb, R12	Rb=(Rb)-(R12)+C
7ac3	NOTR7, R12	R7 = ~ (R12)
6533	SBC R6/R3	R6 = (R6) - (R3) + C
4e23	XOR R4, RZ	R4=(R4) 1 (R2)
2da3	BIC R2/R10	R2 = (R2) & ~ (R10)
5073	CMP RS, R7	(RS) -(R7)