Monday, March 14, 2022

Prelab8

Pre-lab Assignment 8

Due: Fri, 25 Mar 2022 11:30:00 (approximately 10 days from the time this page was loaded) [25 points possible] [100 penalties possible] [0 penalties graded so far]

1:52 PM

The following questions should prepare you for a lab involving the Serial Peripheral Interface (SPI) hardware found in the STM32.

Academic Integrity Statement [0 ... -100 points]

By typing my name, below, I hereby certify that the work on this prelab is my own and that I have not copied the work of any other student (past or present) while completing it. I understand that if I fail to honor this agreement, I will receive a

score of zero for the lab, a one letter drop in my final course grade, and be subject to possible disciplinary action. Save

(1) [1 point] The clock output for an SPI channel is driven by the STM32 at a fraction of the system clock. If the system clock is 48 MHz, what will the SPI clock frequency be if the SPIx_CR1 register's BR (baud rate) field is set to the three-bit binary value

'010'? Express your answer in Hz. (e.g., if your answer is exactly 4 kHz, write 4000) Hz, write 4000) $fSCIC = fSYSCLIC / 2^{(1+18 R[2:0])}$ $= 49mH(7) / 2^{(1+2)} = 60000000$ 6000000

Save

(2) [1 point]

What value should be used for the BR field to set up an SPI frequency of approximately 750000 Hz? Again, assume the STM32 system clock is 48 MHz. Enter your answer as a three-bit binary value.

101

BK= 5 = 101

(3) [1 point] Consult the STM32 Family Reference Manual's description of the SPIx_CR2 register's DS (data size) field. When setting the field, what SPI word size is configured when you set this field to the binary value '0010'?

&if write to "Not used" values, they are forced to the value "o(1)" (s-bit) Save

(4) [1 point]

Look at the documentation for the STM32's SPIx_CR1 register. Upon reset or the first time it is enabled, what is the default SPI clock polarity configuration for the STM32's SPI peripheral?

CK to 0 when idle Y Save

(5) [1 point]

Look at the documentation for the STM32's SPIx_CR1 register. Upon reset or the first time it is enabled, what is the default SPI clock phase configuration for the STM32's SPI peripheral?

Save

The 1st clock transition is the first data capature edge V

(6) [1 point]

Look at the documentation for the STM32's SPIx_CR2 register. Upon reset or the first time it is enabled, what is the default SPI transfer data size?

Save

₹7) [1 point]

pulse management to occur? CPHA =0 V

Examine the STM32 Family Reference Manual documentation for the SPIx_CR2 NSSP bit. (See page 793 of the FRM as well as the description on page 768.) What must the CPHA bit of the SPI_CR1 register be set to in order for automatic NSS

Save

(8) [1 point]

What value should you write to SPIx_CR2 if you want to configure it for a 14-bit word size, NSS pulse management, and SS output enable? Specify this value symbolically by ORing together the CMSIS symbolic names such as SPI_CR2_DS_3. Be sure to try it in SystemWorkbench to ensure that it does what you expect. Look, just write the OR of the values. No assignment. No parentheses. No semicolon.

SPI_CKZ_SSOE | SPI_CKZ_NSSP | SPI_CKZ_DS_3 | SPI_CKZ_DS_2 | SPI_CKZ_OS_0 Save

STM32F091xBC Data Sheet

What external pins can each of the following signals be routed to for the STM32F091RCT6? Keep this list handy as you do lab 8. You will need to know these pins when you do the wiring for the lab. Remember that the STM32F091RCT6 has no GPIO Port E, and only a few pins for Ports D and F. Choose each of two selectors for each signal. If only one external pin can be configured for a signal, leave one selector blank.

(9) [3 points]

PAG V PAIS V SPI1_NSS

SPI1_MOSI Save

(10) [1 point] Identify one external pin that can be used for an SPI signal when its AFR value is set to 0001?

AFI -> AKM 72 bit mannal -> find it u SPIZ-MOSI Save

(11) [1 point]

Use the CMSIS symbols to write a C statement that will configure the RCC to enable the clock to the SPI2 peripheral (and not turn off any other clocks).

Save

(12) [1 point] What I/O register and bit indicates that an SPI channel transmitter is empty? SPI_SR_TXE V

RCC -> APBIENR 1= RCC_APBIENR_SPLZEN;

Save

(13) [1 point]

SPI_CKZ_TXDMAEN~ Save

What field must be set in what register to trigger a DMA transfer every time the SPI transmit buffer is empty?

(14) [1 point] Which bit in what I/O register should be set to invoke an interrupt each time the SPI2 transmitter buffer is empty?

SPI_CKZ_TXEIE V Save

Save

Save

₹15) [1 point]

attention to the superscript (1) and (2) notes. One of them is the default and the other represents something that can be selected by changing SYSCFG register fields.)

The TAs mentioned the differences between Table 31 (for the STM32F07) and Table 32 (for the STM32F09, which is what we have). I was hoping to just use the **default mapping** for the SPI2_TX. That's the same between the F07 and F09. Differences in SYSCFG_CFGR1 and DMA_CSELR/RMPCR can then be discounted. We don't need to make this painful. There's a DMA channel that's easy to use for SPI2_TX. Decide which one that is.

Which DMA channel number must be used with the SPI2 transmitter on the STM32F091RCT6? (Whenever you see a question like this, you should look at Table 31 that starts on page 202 of the STM32 Family Reference Manual. Pay careful

(16) [1 point] Write a C statement to initialize the DMA Channel specified in question 15 to set the memory data transfer size to be 16 bits. You should assume that all the bits for the field should set are already initialized to zero. Use CMSIS symbols to write the

DMA | _ Channel 5 -> CCR |= DMA_CCR_MSIZE_O

(17) [1 point] DIRTI Write a C statement to initialize the DMA channel specified in question 15 so that the direction of transfer is from memory to peripheral. Use CMSIS symbols to write the statement.

The following logic analyzer trace of a single SPI transaction was made with CPOL=0, and CPHA=0, and automatic NSS assertion. Use this diagram for this and the next question.

DMA-Channels-) (CR = DMA-CCR-DIR; Save

(18) [1 point]

DMALCHANNELS -> CNDTR = 71 Save (1 point) [1 point]

Write a C statement to configure the appropriate register of the DMA channel specified in question 15 to make 71 transfers of data elements from the source to the destination. Use CMSIS symbols to write the statement.

MOSI **SCK**

Save

What is the word size (in bits) for the SPI channel?

What value was written to the SPI_DR to produce the previous logic analyzer trace? Express your answer as a C-style hexadecimal number. OXIFRE

MOSI

(29) [1 point]

NSS

Save

(21) [1 point] The following logic analyzer trace of a single SPI transaction was made with CPOL=0, and CPHA=0, and automatic NSS assertion. Use this diagram for this and the next question.

SCK NSS What is the word size (in bits) for the SPI channel? [<mark>15 ~</mark>]

What value was written to the SPI_DR to produce the previous logic analyzer trace? Express your answer as a C-style hexadecimal number. 0X5B68


Save

(22) [1 point]

Save

(23) [1 point]

The following logic analyzer trace of a single SPI transaction was made with CPOL=0, and CPHA=0, and automatic NSS assertion.



Save