

12345678

bus

power

buffers

fpanel

Z80CPU

File: bus.kicad\_sch  
DMA

File: power.kicad\_sch  
GALS

File: buffers.kicad\_sch  
IM2

File: fpanel.kicad\_sch  
waitstate

File: Z80CPU.kicad\_sch  
mapper

File: DMA.kicad\_sch

File: GALS.kicad\_sch

File: IM2.kicad\_sch

File: waitstate.kicad\_sch

File: mapper.kicad\_sch

Sheet: /  
File: processor.Z80.kicad\_sch

Title:

Size: B


Date:

Rev:


KiCad E.D.A.   kicad (6.0.11)


Id: 1/11
















Z80 BUS INTERFACE






### Interrupt Mode 2 (IM2) Circuit





PINS 34, 36 ARE FOR WAIT STATE CIRCUIT ENABLE









Sheet: /waitstate/  
File: waitstate.kicad\_sch


Title:

Size: BDate:KiCad E.D.A. kicad (6.0.11)

Rev:Id: 9/11



Tri-state address, data, & control bus during DMA



Sheet: /Z80CPU/  
File: Z80CPU.kicad\_sch

Title:

Size: B

Date:

Rev:

KiCad E.D.A. kicad (6.0.11)

Id: 10/11

