








1	2	3	4	5	6	7	8	
<div>bus</div> <div>PPIDE</div> <div>GAL</div> <div>IO</div>								A
<div>File: bus.kicad_sch</div> <div>File: PPIDE.kicad_sch</div> <div>File: GAL.kicad_sch</div> <div>File: IO.kicad_sch</div>								B
<div>power</div> <div>FDC</div> <div>buffers</div> <div>WIZNET</div>								C
<div>File: power.kicad_sch</div> <div>File: FDC.kicad_sch</div> <div>File: buffers.kicad_sch</div> <div>File: WIZNET.kicad_sch</div>								D
								E
1	2	3	4	5	6	7	8	










IO Ports

- x0 read Main Status Register
- x1 read/write Data In/Out
- x2 read/write Terminal Count
- x3 read/write User Reset FDC
- x4 <none>
- x5 write Load Control Register
- x6 read DMA Acknowledge/write Load Operations Register
- x7 read DMA Acknowledge and Terminal Count





EXTERNAL DMA INTERFACE






NOTE: RELIES ON 4700 OHM PULL UP
RESISTOR ON Z80 PROCESSOR BOARD

FDC DMA GAL16V8



DISK CS GAL16V8





Note: Buffers and Transceivers respond to IO and MEM cycles

