


The diagram is a schematic layout of a system, organized into a 2x4 grid of components. Each component is represented by a rectangular box. The components and their associated file paths are as follows:

- bus** (top-left): File: bus.kicad_sch
- PPIDE** (top-second): File: PPIDE.kicad_sch
- GAL** (top-third): File: GAL.kicad_sch
- IO** (top-fourth): File: IO.kicad_sch
- power** (bottom-left): File: power.kicad_sch
- FDC** (bottom-second): File: FDC.kicad_sch
- buffers** (bottom-third): File: buffers.kicad_sch
- WIZNET** (bottom-fourth): File: WIZNET.kicad_sch



The diagram is framed by a grid with columns labeled 1 through 8 and rows labeled A through E. The components are positioned in the top two rows (A and B) of the grid.

Sheet: /		
File: input-output.Disk.kicad_sch		
Title:		
Size: B	Date:	Rev:
KiCad E.D.A. kicad (6.0.11)		Id: 1/9




IO Ports

x0	read Main Status Register
x1	read/write Data In/Out
x2	read/write Terminal Count
x3	read/write User Reset FDC
x4	<none>
x5	write Load Control Register
x6	read DMA Acknowledge/write Load Operations Register
x7	read DMA Acknowledge and Terminal Count





EXTERNAL DMA INTERFACE






NOTE: RELIES ON 4700 OHM PULL UP
RESISTOR ON Z80 PROCESSOR BOARD

FDC DMA GAL16V8



DISK CS GAL16V8





IO SELECTION CIRCUIT

FDC, PPIDE, SPI-SD

Note: IO Address Port \$80-\$8F
 1-2 =off - A7 (high)
 3-4 =on - A6 (low)
 5-6 =on - A5 (low)
 7-8 =on - A4 (low)

Note: Inhibit Board Operation
During Interrupts
M1 = low, IORQ = low

