

12345678

bus

power

buffers

fpanel

File: bus.kicad_sch
6809CPU

File: power.kicad_sch
GALS

File: buffers.kicad_sch
bus sharing

File: fpanel.kicad_sch
mapper

File: 6809CPU.kicad_sch

File: GALS.kicad_sch

File: bussharing.kicad_sch

File: mapper.kicad_sch

Sheet: /
File: processor.6809.kicad_sch

Title: **Duodyne 6809 CPU board**


Size: B


Date: 2024-05-14

Rev: **V1.2**

KiCad E.D.A. kicad (6.0.11)

Id: 1/9







IO Address Port \$50-\$5F

\$50 PAGER BANK 0(WR)
\$51 PAGER BANK 1(WR)
\$52 PAGER BANK 2(WR)
\$53 PAGER BANK 3(WR)
\$54 Front Panel (RW)
\$55 RESET SYSTEM
\$56-\$57 I2C(RW)
\$58-\$5F UART (RW)


ADDRESS DECODER



IO DECODER



BUS SIGNALS



Sheet: /GALS/
File: GALS.kicad_sch

Title: Duodyne 6809 CPU board

Size: B

Date: 2024-05-14

Rev: V1.2

KiCad E.D.A. kicad (6.0.11)

Id: 5/9

Id: 6/9



PINS 34, 36 ARE FOR WAIT STATE CIRCUIT ENABLE

