

12345678

bus

power

buffers

File: bus.kicad_sch
TMS9995CPU

File: power.kicad_sch
GALS

File: buffers.kicad_sch
bus sharing

10

File: TMS9995CPU.kicad_sch

File: GALS.kicad_sch

File: bussharing.kicad_sch

File: io.kicad_sch




12345678

Sheet: /
File: processor.tms9995.kicad_sch

Title: DuoDyne TMS9995 CPU board

Size: BDate: 2023-10-14Rev: V0.5

KiCad E.D.A. kicad (6.0.11)Id: 1/8



Sheet: /bus/
File: bus.kicad_sch


Title: DuoDyne TMS9995 CPU board


Size: B Date: 2023-10-14

KiCad E.D.A. kicad (6.0.11)

Rev: V0.5

Id: 2/8





00 23 ONBOARD_ROM = MEMEN+ROMEN+RA15
 01 22 OFFBOARD_ROM = MEMEN+ROMEN*IRA15*WE+ISFE*RA15
 02 21 ICSEL = MEMEN+ISFE+IRA15+CPU-A7+CPU-A6+USER
 03 20 IAPSEL = MEMEN+ISFE+IRA15+CPU-A7+ICPU-A6+USER
 04 19 IPWE = WE+PROTECT*USER
 05 18 I9902SEL = IMEMEN+ISFE+RA15+CPU-A7+CPU-A6+USER
 06 17 IDUT = IROMSEL+ICPSEL
 07 16 IFLAGSEL = CRUCLK+ISFE+RA15+CPU-A7+ICPU-A6
 08 15 CPU-DRSR = MEMEN+ISFE+IRA15+ICPU-A7+CPU-A6+USER
 09 14 CPU-DRSR = ICPU-IORQ+OFFBOARD_MEM

Equation ('+' is 'OR', '*' is 'AND')

The memory map is shown in the table below.

Memory Address	Mapped To
>0000 - >7FFF	ROM when enabled, otherwise RAM
>8000 - >FFFF	RAM
>F000 - >F0F9	TMS 9995 Internal RAM
>F0FC - >F0FF	RAM
>F100 - >F1E3	CF card ATA registers (FIX INCOMPLETE DECODING WITH NEXT REVISION)
>FE40 - >FE7F	Memory mapper registers 0-15 (>FE40 - >FE4F, repeats at >FE50 etc. . . FIX INCOMPLETE DECODING WITH NEXT REVISION)
>FE80 - >FE8F	Offboard ID (works 380-580)
>FECD - >FFFF	RAM
>FFFA - >FFFF	TMS 9995 Internal RAM

CRU Address	Mapped To
>0000 - >003F	TMS 9902 registers
>0040 - >007F	Control signal latch (further details here)

(Plus processor internal CRU bits)

Sheet: /GALS/
File: GALS.kicad_sch

Title: DuoDyne TMS9995 CPU board

Size: B Date: 2023-10-14

KiCad E.D.A. kicad (6.0.11)

Rev: V0.5

Id: 5/8

