

12345678

bus

power

buffers

File: bus.kicad_sch
TMS9995CPU

File: power.kicad_sch
GALS

File: buffers.kicad_sch
bus sharing

10

File: TMS9995CPU.kicad_sch

File: GALS.kicad_sch

File: bussharing.kicad_sch

File: io.kicad_sch


Sheet: /
File: processor.tms9995.kicad_sch

Title: **Duodyne TMS9995 CPU board**

Size: BDate: 2023-11-12Rev: **V0.75**

KiCad E.D.A. kicad (6.0.11)Id: 1/8

12345678



Sheet: /bus/
File: bus.kicad_sch


Title: Duodyne TMS9995 CPU board


Size: B Date: 2023-11-12

Rev: V0.75

KiCad E.D.A. kicad (6.0.11)

Id: 2/8





Equation ('+' is 'OR', '*' is 'AND')


The memory map is shown in the table below.

Memory Address	Mapped To
>0000 - >7FFF	ROM when enabled, otherwise RAM
>8000 - >FFFF	RAM
>F000 - >FFFF	THIS 9995 Internal RAM
>F0FC - >FFFF	RAM
>F100 - >FE3F	CF card ATA registers (FIX INCOMPLETE DECODING WITH NEXT REVISION)
>FE40 - >FE7F	Memory mapper registers 0-15 (>FE40 - >FE4F, repeats at >FE50 etc. . . FIX INCOMPLETE DECODING WITH NEXT REVISION)
>FE80 - >FE9F	Offboard IO (ports 380-397)
>FF00 - >FFFF	RAM
>FFFA - >FFFF	THIS 9995 Internal RAM

CPU Address Mapped To

>0000 - >003F	THIS 9902 registers
>0040 - >007F	Control signal latch (further details here)

(Plus processor internal CPU bits)



Z80 BUS INTERFACE

