


Sheet: /bus/  
File: bus.kicad\_sch


**Title: Duodyne TMS9995 CPU board**

Size: B Date: 2023-12-30  
KiCad E.D.A. kicad (6.0.11)

Rev: V1.0  
Id: 2/8



## TMS9995 MEM GAL22V10




The memory map is shown in the table below.

Memory Address	Mapped To
>0000 - >7FFF	ROM when enabled, otherwise RAM
>8000 - >FFFF	RAM
>F000 - >FFFF	TMS 9995 Internal RAM
>F0FC - >FFFF	RAM
>F000 - >F0FF	CT card ATA registers (FIX INCOMPLETE DECODING WITH NEXT REVISION)
>FE40 - >FEFF	Memory mapper registers 0-15 (->FE40 - >FE4F, repeats at >FE50 etc. . . FIX INCOMPLETE DECODING WITH NEXT REVISION)
>FE80 - >FEFF	Offboard ID (ports SIO-SIF)
>FF00 - >FFFF	RAM 9995 Internal RAM
>FFFA - >FFFF	TMS 9995 Internal RAM

CPU Address Mapped To  
 >0000 - >00FF TMS 9902 registers  
 >0040 - >007F Control signal latch (further details here)  
 (Plus processor internal CPU bits)

## TMS9995 IO GAL22V10



Sheet: /GALS/  
 File: GALS.kicad\_sch


**Title: Duodyne TMS9995 CPU board**

Size: B Date: 2023-12-30



KiCad E.O.A. kicad (6.0.11)

Rev: V1.0

Id: 5/8



# Z80 BUS INTERFACE



Sheet: /buffers/  
File: buffers.kicad\_sch

**Title: Duodyne TMS9995 CPU board**

Size: B Date: 2023-12-30  
KiCad E.D.A. kicad (6.0.11)

Rev: V1.0  
Id: 6/8

