

12345678

bus

power

buffers

fpanel

Z80CPU

File: bus.kicad_sch
DMA

File: power.kicad_sch
GALS

File: buffers.kicad_sch
IM2

File: fpanel.kicad_sch
waitstate

File: Z80CPU.kicad_sch
mapper

File: DMA.kicad_sch

File: GALS.kicad_sch

File: IM2.kicad_sch

File: waitstate.kicad_sch

File: mapper.kicad_sch

Sheet: /
File: processor.Z80.kicad_sch

Title:


Size: B

Date:

Rev:

KiCad E.D.A. kicad (6.0.11)

Id: 1/11




NOTE: PROCESSOR BOARD MUST
BE THE START OF THE BAI/BAO CHAIN.
BAO ORIGINATES WITH CPU BUSACK.
NO BAI SIGNAL TO PROCESSOR BOARD.


NOTE: DMA1 BYPASS
INSTALL JUMPERS ON
PINS 1-2 AND 3-4 IF NO DMA

NOTE: DMA2 BYPASS
INSTALL JUMPERS ON
PINS 1-2 AND 3-4 IF NO DMA




Note: IO Address Port \$40-\$43
1-2 = on - A7 (low)
3-4 = off - A6 (high)
5-6 = on - A5 (low)
7-8 = on - A4 (low)
9-10 = on - A3 (low)
11-12 = on - A2 (low)


TEND IS AN OUTPUT FROM DMA










Z80 BUS INTERFACE












Tri-state address, data, & control bus during DMA



Sheet: /Z80CPU/
File: Z80CPU.kicad_sch

Title:










Size: B

Date:

Rev:

KiCad E.D.A. kicad (6.0.11)

Id: 10/11



NOTE: INTERRUPTS RELY ON 4700
OHM PULL UP RESISTOR ON PROCESSOR

