

















## SPARE SOCKETS FOR DEBUGGING

















FDC DMA GAL16V8



SPARE GAL FOR DEBUGGING





Note: Buffers and Transceivers respond to IO and MEM cycles

