




SPARE GATES




Sheet: /power/		
File: power.kicad_sch		
Title:		
Size: B	Date:	Rev:
KiCad E.D.A. kicad (6.0.11)		Id: 4/11



Z80 BUS INTERFACE



Interrupt Mode 2 (IM2) Circuit



Sheet: /IM2/
File: IM2.kicad_sch


Title:

Size: B	Date:
KiCad E.D.A. kicad (6.0.11)	

Rev: 7/11












PINS 34, 36 ARE FOR WAIT STATE CIRCUIT ENABLE





Tri-state address, data, & control bus during DMA





NOTE: INTERRUPTS RELY ON 4700
OHM PULL UP RESISTOR ON PROCESSOR

