Skip to content

Commit b2d66d5

Browse files
authored
Update RISC-V ISA documentation (#492)
* Update ISA Information * Update toolchain versions * Move date * Superscript annotations * Change links from md to html I suspect netlify's md engine doesn't like the `sup` tag right next to the md link syntax. * Actually commit the changes for the rest of the links * Remove extra a tag attributes because netlify doesn't use them
1 parent 06ac973 commit b2d66d5

File tree

1 file changed

+23
-3
lines changed

1 file changed

+23
-3
lines changed

content/languages/riscv/index.md

Lines changed: 23 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -10,9 +10,29 @@ Beta
1010

1111
## Version
1212

13-
RV64
14-
15-
Codewars uses [QEMU user mode emulation](https://www.qemu.org/docs/master/user/main.html) to support RISC-V content. The [RISC-V `virt` board in QEMU full system emulation](https://www.qemu.org/docs/master/system/riscv/virt.html) implements **RV64IMAFDC**, also known as **RV64GC**. This is likely the case for user mode emulation as well but is not officially documented at the time of writing (2022-08-21).
13+
QEMU Toolchain: QEMU 7.1, GCC 11.3.0, Binutils 2.38
14+
15+
ISA String: RV64GCV_Zba_Zbb_Zbc_Zbs_Zbkx_Zk_Zks
16+
17+
Codewars uses [QEMU user mode emulation](https://www.qemu.org/docs/master/user/main.html) to support RISC-V content. Codewars is configured to use the following extensions for RISC-V:
18+
- `G` - General-Purpose<sup>*</sup>
19+
- `C` - Compressed<sup>*</sup>
20+
- `V` - Vector<sup>*†</sup>
21+
- Zb* - Bit-Manipulation<sup>‡</sup>
22+
- `Zba` - Address Generation
23+
- `Zbb` - Basic
24+
- `Zbc` - Carry-less
25+
- `Zbs` - Single-bit
26+
- Cryptography - Scalar<sup>§</sup>
27+
- `Zbkx` - Crossbar permutation
28+
- `Zk` - Standard
29+
- `Zks` - ShangMi
30+
31+
The most recent version of the specification for each can be downloaded below (as of 26 Dec 2023):
32+
- <sup>*</sup><a href="https://github.com/riscv/riscv-isa-manual/releases/download/riscv-isa-release-056b6ff-2023-10-02/unpriv-isa-asciidoc.pdf">RISC-V Unprivileged Specification</a>
33+
- <sup>†</sup><a href="https://github.com/riscv/riscv-v-spec/releases/download/v1.0/riscv-v-spec-1.0.pdf">Vector Extension Specification</a>
34+
- <sup>‡</sup><a href="https://github.com/riscv/riscv-bitmanip/releases/download/1.0.0/bitmanip-1.0.0.pdf">Bit-Manipulation Extension Specification</a>
35+
- <sup>§</sup><a href="https://github.com/riscv/riscv-crypto/releases/download/v1.0.1-scalar/riscv-crypto-spec-scalar-v1.0.1.pdf">Cryptography Extension Specification</a>
1636

1737
## Test Frameworks
1838

0 commit comments

Comments
 (0)