实验五 Cache设计

2024春季


zjx@ustc.edu.cn


实验目标

- · 掌握Cache工作原理、基本结构、设计和调试方法
- 熟练掌握数据通路和控制器的设计和描述方法

实验内容

· 改造流水线LA32R CPU,增加指令cache





- IC: 指令Cache

- DC: 数据Cache

- BRG-2x1: 仲裁桥


实验内容(续)

• 指令Cache (ICache) 配置


- 容量8KB, 块式存储器
- 块大小: 1字(4字节)
- 地址映射方式: 2路组相联
- 替换策略: LRU

• 指令存储器 (Imem) 配置

- 容量1MB, 块式存储器
- 按字访问,读取时间固定 为4个时钟周期




流水线CPU数据通路




Cache组相联映射


Cache Index, Offset



无阻塞流水线结构



有阻塞流水线结构



流水线之间交互

```
pipel_valid;
req
reg [WIDTH-1:0] pipel_data;
// pipeline stage1
wire
              pipel_allowin;
               pipel_ready_go;
wire
                pipel_to_pipe2_valid;
wire
assign pipel_ready_go = .....
assign pipel_allowin = !pipel_valid || pipel_ready_go && pipe2_allowin;
assign pipe1_to_pipe2_valid = pipe1_valid && pipe1_ready_go;
always @(posedge clk) begin
    if (rst) begin
        pipe1_valid <= 1'b0;
    end
    else if (pipel_allowin) begin
        pipe1 valid <= validin;
    end
    if (validin && pipel_allowin) begin
        pipel_data <= datain;
    end
end
```

实验要求

- · 设计包含指令Cache的流水线LA32R CPU,构建SoC并上板验证
 - 运行指令测试程序
 - 查看电路资源和性能

The End