NIT ARUNACHAL PRADESH

ADDOVEDI


ENTER THE ARENA

VERILOG

OFFICIAL RULEBOOK

Addovedi, the Annual Technical Fest of National Institute of Technology Arunachal Pradesh

Organised by the ECE Society



1. Introduction

Verilog is a two-round Digital Design competition organised by the ECE Society as part of Addovedi, the annual technical fest of NIT Arunachal Pradesh. The event tests participants' understanding of digital logic fundamentals and their ability to model, simulate and verify digital circuits using the Verilog Hardware Description Language. The competition progresses from conceptual fundamentals in Round 1 to applied, competitive design under time pressure in Round 2.

2. Event Details

- Event Name: Verilog
- Organising Body: ECE Society, NIT Arunachal Pradesh
- Fest: Addovedi
- Date, Time and Venue: To be announced by the organisers to registered participants.
- Event Coordinator: Krish Prasad (Contact: 8730956612)

3. Eligibility and Registration

1. The event is open to undergraduate students of recognised institutions.
2. Participation is individual. Each participant may register only once; in case of multiple registrations, only the first registration will be considered.
3. Registration fee: ₹50 per individual participant. Payment details will be shared separately.
4. Every participant must carry a valid student ID card of their institution and produce it on demand.
5. Registration is complete only when confirmed by the organisers. The organisers may limit the number of participants.

4. Event Structure

4.1 Round 1: Qualifying Round

- Round 1 will cover the fundamentals of Verilog and logic design.
- It tests conceptual understanding of digital logic and serves as a qualifying filter for Round 2.
- Both rounds will be conducted on the participants' own laptops, using the prescribed software.
- The format, duration and evaluation method of the round will be announced by the organisers.
- The number of participants qualifying for Round 2 will be decided and announced by the organisers.

4.2 Round 2: Competitive Round

- Qualified participants will attempt advanced Verilog design problems.
- This round will also be conducted on the participant's own laptop.
- The nature and number of problems will be disclosed by the organisers at the time of the round.
- Evaluation will be on a best-time (competitive) basis. The correctness of functional simulation, together with the speed of completion, will determine the ranking.
- The organisers may apply additional evaluation criteria, which will be announced before the round begins.

4.3 Competition Flow

Registration → Round 1: Verilog and Logic Design Fundamentals (Qualifying) → Shortlisting → Round 2: Competitive Verilog Design (Best Time) → Final Evaluation → Winners

5. Software and Tools

- The permitted software is Icarus Verilog and Vivado, used offline.
- Participants must bring their own laptops, with at least one of the above software installed and working beforehand. The organisers will not provide computers.
- Laptops must be fully charged, and participants should bring their own chargers. The organisers are not responsible for any hardware, software or battery failure.
- Participants may not install or use any other software, extension or tool unless permitted by the organisers.
- Participants are solely responsible for their laptops and setup, and must report any issue at the venue to the coordinators immediately.

6. General Rules

1. Participants must report at the venue at the time announced by the organisers. Late entry may be refused.
2. Internet access, mobile phones, storage devices, notes and any other aids are not permitted during the rounds unless specifically allowed by the organisers.
3. The use of artificial intelligence tools, code generators or any external help is strictly prohibited.
4. All work submitted must be the participant's own. Copying, sharing of solutions or any form of plagiarism will result in disqualification.
5. Participants must not interfere with the laptops, files or work of other participants.
6. Participants must follow the instructions of the coordinators and judges at all times and maintain discipline and decorum at the venue.
7. Any form of misconduct, unfair means or violation of these rules may lead to penalty or disqualification at the discretion of the judges.

7. Evaluation and Results

- Evaluation will be carried out by the judges appointed by the organisers.
- Ties in Round 1 will be resolved on the basis of performance in that round.
- A tie at the end of Round 2 will be resolved by comparing Round 2 performance, then Round 1 performance. If a tie still persists, the organisers and judges will decide the criteria, whose decision shall be final.
- Results will be announced by the organisers after final evaluation.

8. Prizes and Certificates

- Prize Pool: Up to ₹8,000 + goodies (includes 1st and 2nd prize).
- Certificates will be provided as determined by the organisers.
- Prizes are awarded only to participants who have complied with all rules of the event.

9. Disputes and Modifications

- In case of any dispute or discrepancy, the decision of the organisers and judges shall be final and binding.
- The organisers reserve the right to modify any or all of these rules. Any changes will be communicated to registered participants.

10. Contact

For any queries regarding the event, please contact:

- Krish Prasad, Event Coordinator, Verilog: 8730956612

Scan this QR to join group