Project Report

The ALU worked without any issues when I did not synthesize it but, when synthesized I had a problem with the AND operation. The result would not change twice to a different value before change to the right output. The screenshot for this is provided below. Also I have not implemented the tri state buffer yet, I will use that in the top level Bus design.

