



Chapter 4


Circuit Characterization and Performance Estimation



Chapter 4

Outline


- Resistance Estimation
- Electromigration
- Capacitance Estimation
- Switching Characteristics
- CMOS – Gate Transistor Sizing
- Power Dissipation



Chapter 4

Resistance Estimation

➤ Rectangular shape Resistance (interconnection)





Chapter 4

Wire Resistance

Material	ρ ($\Omega\text{-m}$)
Silver (Ag)	1.6×10^{-8}
Copper (Cu)	1.7×10^{-8}
Gold (Au)	2.2×10^{-8}
Aluminum (Al)	2.7×10^{-8}
Tungsten (W)	5.5×10^{-8}



Chapter 4

Resistance Estimation

➤ Typical sheet resistances for conductors

Material	Sheet Resistance OHM/SQ.		
	Min.	Typical	Max.
Metal(Al)	0.03	0.05	0.08
Silicides	2	3	6
Diffusion (n ⁺ and p ⁺)	10	25	50
Polysilicon	15	50	100



Chapter 4

Resistance Estimation

➤ MOS transistors:


- Although the I-V characteristic of an MOS transistor is generally nonlinear, it is sometimes useful to approximate its behavior in term of a “**channel resistance**” to estimate performance.
- Channel resistance in **linear region**




Chapter 4

R_{on} of MOS Transistors

- MOS structure resistance - R_{on}
- Source and drain resistance
- Contact (via) resistance
- Wiring resistance




Cross-Section View






Chapter 4

Source and Drain Resistance of MOS Transistors



Top view





Chapter 4

Resistance Estimation

- Resistance of non-rectangular regions
 - One method of calculating the resistance of nonrectangular regions is to break the shape in question into simple regions.
- Ref:1. M Horowitz,R.W Dutton “Resistance Extraction from Mask Layout “IEEE Tran. CAD,Vol-CAD-2,No.3 P.P 145~150,1983.
2. E.R.Girczyc,A.R.Boothroyd,”A 1-dimension DC model for nonrectangular IGFET “IEEE JSSC PP.778~784,DEC,1983.




Chapter 4

Resistance Estimation

TABLE 4.2 Resistance of Non-Rectangular Shapes

SHAPE	RATIO	RESISTANCE
A	1	1
A	5	5
B	1	2.5
B	1.5	2.55
B	2	2.6
B	3	2.75
C	1.5	2.1
C	2	2.25
C	3	2.5
C	4	2.65
D	1	2.2
D	1.5	2.3
D	2	2.3
D	3	2.6
E	1.5	1.45
E	2	1.8
E	3	2.3
E	4	2.65





Chapter 4

Resistance Estimation

➤ Contact and Via resistance

- Contact and via resistance associated with the contacted materials and the area of contact
- Typical values are from $.25\Omega$ (Via) to a few tens of Ω s
- For low resistance interlayer connections, multiple contacts are used.



Chapter 4

Contact Resistance

Source & Drain Contacts:


- surrounded by p+ region in the n-well
- surrounded by n+ region in the p-substrate

N-well Contacts:

- surrounded by n+ region in the n-well
- connect n-well to VDD


Substrate Contacts:

- surrounded by p+ region in the p-substrate
- connect p-substrate to GND



Many substrate & well contacts are needed to avoid latch-up problem, sometimes form a guard-ring


Source: Prof. syhuang's note



Chapter 4


Electromigration


- Electromigration set limit in determining the conductor size.
- The term electronmigration refers to the transfer of mass in metals under the influence of current .It occurs by the **transfer of momentum from the electrons to the positive mental ions**.
- This can result in deformation of conductors.
 - a. cause **wire to** _____
 - b. cause **wire** _____



Chapter 4

Wire Open–circuit






Chapter 4

Electromigration

- The mean time to failure(MTF) of a conductor due to electromigration is



Chapter 4

Electromigration

- For IC using Al as the connection, J must be less than $1 \text{ mA}/\mu\text{m}^2$
 - For Example: a $0.5\mu\text{m}$ thick Al, J must be less than $0.5 \text{ mA}/\mu\text{m}^2$ of metal width, for a Al connection line carries width 10mA current, the metal width must be large than $20\mu\text{m}$.



Chapter 4

Electromigration

- According to the scaling ...

$$\text{MTF} \propto \frac{WT}{J^2} \propto (WT)^3 \quad (\because J \propto (WT)^{-1})$$

$$\therefore WT \downarrow \Rightarrow \text{MTF} \downarrow$$



- Set a serious problem as device scaled down.



Chapter 4

Electromigration

- Thin metal at the peripheral edge } open failure
 - A set of small contacts can provide much current than a single long narrow contact.





Chapter 4

Capacitance Estimation


- Gate Capacitance
- (Source/Drain) Junction Capacitance
- Routing Capacitance (Interconnection)
- Distributed RC effects



Chapter 4

Sources of Capacitance

- intrinsic MOS transistor capacitances
- extrinsic MOS transistor (fanout) capacitances
- wiring (interconnect) capacitance





Chapter 4

Gate Capacitance

➤ Gate to Bulk Capacitance




FIGURE 4.3. MOS capacitance (a) physical structure and (b) variation as a function of V_{gs} .

$$C_o = \left(\frac{\epsilon_{SiO_2} \epsilon_o}{t_{ox}} \right) \cdot A, \quad (4.5)$$

where

A = area of gate
 ϵ_{SiO_2} = dielectric constant (or relative permittivity of SiO_2
 taken as 3.9).

$$C_{dep} = \left(\frac{\epsilon_o \epsilon_{Si}}{d} \right) \cdot A,$$

where



d = depletion layer depth
 ϵ_{Si} = dielectric constant of silicon



Chapter 4

Gate Capacitance

➤ Total Gate Capacitance C_g



C_{gs}, C_{gd} : gate to channel capacitance, which are lumped at source and drain regions of channel, respectively.

C_{sb}, C_{db} : source and drain diffusion capacitance to bulk (or substrate).


C_{gb} : gate to bulk capacitance.

$$C_g = C_{gb} + C_{gs} + C_{gd}$$



Chapter 4

Approximation of intrinsic MOS gate capacitance



PARAMETER	CAPACITANCE		
	Off	Linear	Saturation
C_{gb}			
C_{gs}			
C_{gd}			
$C_g = C_{gb} + C_{gs} + C_{gd}$			

Note: $\epsilon = \epsilon_0 \cdot \epsilon_{SiO_2}$ where $C_0 = \frac{\epsilon A}{t_{ox}}$

➤ We can conservatively approximate $C_g = C_0$



Chapter 4

Approximation of intrinsic MOS gate capacitance




Chapter 4

Example

(a) $\lambda = 2\mu\text{m}$, $t_{\text{OX}} = 1000 \text{ \AA}$ find C_g

(b) $\lambda = 0.5\mu\text{m}$, $t_{\text{OX}} = 150 \text{ \AA}$ find C_g



$$\text{Sol : (a) } C_{\text{OX}} = \frac{4 \times 8.85 \times 10^{-14}}{1000 \times 10^{-8}} = 3.5 \times 10^{-4} \text{ pF}/\mu\text{m}^2$$

$$C_g = 3.5 \times 10^{-4} \times 8\lambda^2 \text{ pF} = 11.2 \text{ fF}$$

$$\text{(b) } C_{\text{OX}} = \frac{4 \times 8.85 \times 10^{-14}}{150 \times 10^{-8}} = 25.5 \times 10^{-4} \text{ pF}/\mu\text{m}^2$$

$$C_g = 25.5 \times 10^{-4} \times 8\lambda^2 \text{ pF} = 5.1 \text{ fF}$$



Chapter 4

S/D Junction Capacitance

- The S/D junction capacitance C_d is proportional to the total diffusion-to-substrate junction area and the area of “sidewalk” peripheral.

Total C_d can be represented by


$$C_d = C_{ja} * (ab) + C_{jp} * (2a + 2b),$$

C_{ja} = junction capacitance per sq. μm

C_{jp} = periphery capacitance per μm

a = width of diffusion region


b = extent of diffusion region.






Chapter 4

S/D Junction Capacitance



(b) CAPACITANCE REPRESENTATION



(c) CAPACITANCE MODEL


	n-DEVICE(OR WIRE)	p-DEVICE(OR WIRE)
C_{ja}	$1 \times 10^{-4} \text{pF}/\mu\text{m}^2$	$1 \times 10^{-4} \text{pF}/\mu\text{m}^2$
C_{jp}	$9 \times 10^{-4} \text{pF}/\mu\text{m}$	$8 \times 10^{-4} \text{pF}/\mu\text{m}$

Typical diffusion capacitance value



Chapter 4

S/D Junction Capacitance





Chapter 4

Example

- Find C_d for a n-device with $a=10\mu\text{m}$, $b=8\mu\text{m}$

$$\begin{aligned}C_d &= 1 \times 10^{-4} \times (10 \times 8) + 9 \times 10^{-4} \times (20 + 16) \\&= 40 \times 10^{-3} \text{pF} \\&= 40 \text{ fF}\end{aligned}$$

* C_d has the same as C_s value



Chapter 4

Interconnect





- Wires are **not ideal** interconnections
- They may have non-negligible **capacitance, resistance, inductance**
- Can **dominate** performance of chip
- Using **approximate models**
- Detailed **post-layout verification** also necessary



Chapter 4

Coupling Capacitance




- It creates noise issues
 - 'a' changing will cause noise on 'b'
- If 'a' and 'b' transition at the same time in same direction
 - ΔV across the cap will be zero, and it won't affect the delay
- If 'a' and 'b' transition at the same time in opposite direction
 - ΔV across the cap will be ____, and it will look like a grounded cap of ____



Chapter 4

Reduced Capacitive Crosstalk


- Avoid parallel wires
- Shielding





Chapter 4

Parallel Plate Wiring Capacitance



permittivity
constant
($\text{SiO}_2 = 3.9$)

$$C_{pp} = (\epsilon_{di}/t_{di}) WL$$



Chapter 4

Interconnect capacitances

Parallel Plate Model


$$C = (\epsilon/h) \times A$$


where A : area of the parallel plate

ϵ : dielectric constant of the insulator material

h : the insulator thickness.



- This approximation ignores fringing fields.
- The effect of **fringing fields** is to increase the effective area of the plate.
- **Routing capacitances** between metal and poly layers and the substrate can be approximated using the parallel plate model.





Chapter 4

Interwire capacitances





Chapter 4

Wiring Capacitances (0.25 μm CMOS)

	Field	Active	Poly	Al1	Al2	Al3	Al4
Poly	88						
	54						
Al1	30	41	57				
	40	47	54				
Al2	13	15	17	36			
	25	27	29	45			
Al3	8.9	9.4	10	15	41		
	18	19	20	27	49		
Al4	6.5	6.8	7	8.9	15	35	
	14	15	15	18	27	45	
Al5	5.2	5.4	5.4	6.6	9.1	14	38
	12	12	12	14	19	27	52

pp in aF/ μm^2

fringe in aF/ μm

	Poly	Al1	Al2	Al3	Al4	Al5
Interwire Cap	40	95	85	85	85	115

per unit wire length in aF/ μm for minimally-spaced wires



Chapter 4

Dealing with Capacitance

- Low capacitance (low-k) dielectrics (insulators) such as polyimide or even air instead of SiO_2
 - family of materials that are low-k dielectrics
- Copper interconnect allows wires to be thinner without increasing their resistance, thereby decreasing interwire capacitance
- SOI (silicon on insulator) to reduce junction capacitance



Chapter 4


Distributed RC effects

- For very **long wires** propagation delays caused by distributed R-C in the wiring layer tend to dominate
- A long wire can be represented in terms of several **RC section**.



Chapter 4

Distributed RC effects



- Equivalent circuit: Distributed RC Network
- Diffusion equation

$$C \frac{dV_j}{dt} = (I_{j-1} - I_j) = \frac{(V_{j-1} - V_j)}{R} - \frac{(V_j - V_{j+1})}{R}$$

$$rc \frac{dV}{dt} = \frac{d^2V}{dx^2}$$

x=distance from input

r=resistance per unit length

c=capacitance per unit length



Chapter 4

Distributed RC effects

➤ Solution:

➤ $V(0,t)=V_s$; Voltage source at input

➤ $V(x,0)=0$; initial condition

$$\Rightarrow V(x,t) = V_s \cdot \operatorname{erfc} \cdot \frac{x}{2\sqrt{RCt}}$$

➤ For Example, the time t_1 required for a wire with length l to reach a voltage $V(l,t_1)=kV_s$ is

$$\frac{V(l, t_1)}{V_s} = \operatorname{erfc} \cdot \frac{1}{2\sqrt{RCt_1}} = \text{constant}$$

$$\Rightarrow \frac{1}{2\sqrt{RCt_1}} = \text{constant} \Rightarrow t_1 \propto RC l^2$$

The time required for a transient to propagate a distance l is proportional to x^2



Chapter 4

Distributed RC effects

➤ Define R-C delay

$$T_d = \sum_{j=1}^N C_j \sum_{i=1}^j R_i \quad \text{for } R_i = R, C_j = C \text{ for all } i, j$$

$$T_d = RC \cdot \frac{N(N+1)}{2}$$

$$\text{As } N \rightarrow \infty \quad T_d = \frac{R_L C_L}{2}$$

where R_L : total line resistance


C_L : total line capacitance




Chapter 4

Distributed RC effects


- In order to optimize speed in a long poly line, one possible strategy is to segment the line into several sections and insert **buffers** within these sections.





Chapter 4

Reduction RC effects






Chapter 4


Switching Characteristics

- Measures time quality of digital circuit .
- Consider “_____”, “_____”,
“_____” and “_____” .




Chapter 4

Switching Characteristics



Actual transient voltage




Idealized transient voltage



Chapter 4


Switching Characteristics

- RISE and FALL times t_r and t_f : The ____ and ____ points of the total voltage transition at the input.
- High-low and low-high transition time at the output t_{HL} , t_{LH} : between the ____ and ____ points.
- Propagation delay times from input to output t_{PHL} , t_{PLH} : between the points of the input and output pulse waveforms.
- Cycle time t_{CYC} : the time between identical points of successive cycle in the signal waveform.



Chapter 4

CMOS Inverter: Steady State Response






Chapter 4


CMOS Properties

- Full rail-to-rail swing \Rightarrow high noise margins
 - Logic levels not dependent upon the relative device sizes \Rightarrow transistors can be minimum size \Rightarrow _____
- Always a path to V_{dd} or GND in steady state \Rightarrow low output impedance (output resistance in $k\Omega$ range) \Rightarrow large fan-out (albeit with degraded performance)
- Extremely high input resistance (gate of MOS transistor is near perfect insulator) \Rightarrow _____
- No direct path steady-state between power and ground \Rightarrow _____
- Propagation delay function of load capacitance and resistance of transistors



Chapter 4


NMOS I-V Characteristic





Chapter 4

PMOS I-V Characteristic





Chapter 4



Transforming PMOS I-V Lines


- Want common coordinate set V_{in} , V_{out} , and I_{Dn}

$$I_{DSp} = -I_{DSn}$$

$$V_{GSn} = V_{in} ; V_{GSp} = V_{in} - V_{DD}$$


$$V_{DSn} = V_{out} ; V_{DSp} = V_{out} - V_{DD}$$





Chapter 4


CMOS Inverter Transform Curve






Chapter 4


CMOS Inverter VTC





Chapter 4

CMOS Inverter: Switch Model of Dynamic Behavior





- Gate response time is determined by the time to **charge** C_L through R_p (discharge C_L through R_n)



Chapter 4


Impact of Process Variation on VTC Curve






Chapter 4

Scaling the Supply Voltage



Device threshold voltages are kept (virtually) constant



Device threshold voltages are kept (virtually) constant



Chapter 4

Analytic Delay Models



➤ (A) Fall Time ($V_{IN}=V_{DD}=V_{GSN}$)


➤ Saturation

$$\begin{aligned} I_{DN} &= \beta_n (V_{GS} - V_{TN})^2 \\ &= \beta_n (V_{DD} - V_{TN})^2 \end{aligned}$$

➤ Linear

$$\begin{aligned} I_{DN} &= \beta_n (V_{gs} - V_{TN} - V_{DS}/2) V_{DS} \\ &= \beta_n (V_{gs} - V_{TN} - V_O/2) V_O \end{aligned}$$





Chapter 4

Analytic Delay Models

➤ the Fall Time $t_f = t_{f1} + t_{f2}$

t_{f1} : V_o drops from $0.9 \cdot V_{DD}$ to $(V_{DD} - V_{TN})$

t_{f2} : V_o drops from $(V_{DD} - V_{TN})$ to $0.1 \cdot V_{DD}$

$$C_L * \frac{dV_o}{dt} = I_{DN}$$

$$\Rightarrow \frac{C_L}{I_{DN}} dV_o = dt \Rightarrow \int dt = \int \frac{C_L}{I_{DN}} dV_o$$



Chapter 4

Analytic Delay Models

t_{f1} : NMOS in saturation

$$t_{f1} = \int dt = \int_{V_{DD}-V_{TN}}^{0.9V_{DD}} \frac{C_L}{I_{DN}} dV_o = \frac{2C_L}{\beta_n (V_{DD} - V_{TN})^2} \int_{V_{DD}-V_{TN}}^{0.9V_{DD}} dV_o$$
$$= \frac{2C_L (V_{th} - 0.1V_{DD})}{\beta_n (V_{DD} - V_{TN})^2}$$

t_{f2} : NMOS in linear

$$t_{f2} = \int_{0.1V_{DD}}^{V_{DD}-V_{TN}} \frac{C_L}{I_{DN}} dV_o = \frac{C_L}{\beta_n V_{DD} (1-n)} \ln(19 - 20n)$$

where $n = V_{TN}/V_{DD}$



Chapter 4

Analytic Delay Models


$$t_f = t_{f1} + t_{f2} = 2 \frac{C_L}{\beta_n V_{DD} (1-n)} \left[\frac{(n-0.1)}{1-n} + \frac{1}{2} \ln(19-20n) \right]$$

$$\approx K \times \frac{C_L}{\beta_n V_{DD}} \quad K \approx 3 \text{ to } 4 \quad \text{for } V_{DD} = 3 \text{ to } 5 \text{ volts}$$

$$t_f \propto C_L; t_f \propto \frac{1}{V_{DD}} \quad ; t_f \propto \beta_n^{-1} \propto \left(\frac{W}{L} \right)^{-1} = \left(\frac{L}{W} \right)$$

➤ t_f can be effectively decreased by

- _____
- _____
- _____




Chapter 4

Analytic Delay Models

➤ (B) Rise Time ($V_{IN}=0$)

Similar as the t_f , we can find the Rise Time t_r of the CMOS inverter





Chapter 4

Analytic Delay Models

$$t_r = 2 \frac{C_L}{\beta_p V_{DD} (1-p)} \left[\frac{(p-0.1)}{1-p} + \frac{1}{2} \ln(19-20n) \right]$$

$$\approx 3 \rightarrow 4 \frac{C_L}{\beta_p V_{DD}} \quad \text{where } p = \frac{|V_{TP}|}{V_{DD}}$$

****If we want to $t_r = t_f$**



Chapter 4


Analytic Delay Models

➤ (C) Delay Time

The average gate delay for rising and falling transitions is

$$t_{av} = \frac{t_{df} + t_{dr}}{2} \quad \text{where} \quad \begin{cases} t_{df} = \frac{t_f}{2} \\ t_{dr} = \frac{t_r}{2} \end{cases}$$



$$\therefore \text{ if } t_r = t_f \Rightarrow t_{av} = \frac{t_r}{2} = \frac{t_f}{2}$$



Chapter 4

Gate Delays

- The delay of simple gate may be approximated by constructing an “equivalent” inverter.
- For Example, in the 3-input NAND





Chapter 4

Example (3-input NAND)

$$\beta_{\text{neff}} = \frac{1}{\frac{1}{\beta_{n1}} + \frac{1}{\beta_{n2}} + \frac{1}{\beta_{n3}}}$$

$$\text{For } \beta_{n1} = \beta_{n2} = \beta_{n3} = \beta_n$$

$$\beta_{\text{neff}} = \frac{\beta_n}{3} = \beta_{\text{series}}$$

(Summation of series conductance) $\therefore \tau_{\text{series}} = K \frac{C_L}{\frac{\beta_n}{3} V_{DD}} = 3K \times \frac{C_L}{\beta_n V_{DD}}$

Assume $\mu_p = \frac{1}{2} \mu_n$, want $t_r = t_f$ as an inverter.

Design the W_p and W_n of the 3 - input NAND.

\Rightarrow 3 - input NAND

$$L_p = L_n = L_{\min}, \quad W_n = 3W_{\min}, \quad W_p = 2W_{\min}$$

"equivalent t" inverter

$$L_p = L_n = L_{\min}, \quad W_n = W_{\min}, \quad W_p = 2W_{\min}$$



Chapter 4

CMOS – Gate Transistor Sizing

- Want to determine the CMOS channel width
 - Minimum-Sized Inverter and “Equivalent” Simple Gate
 - Tapered Buffer Stage Ratio



Chapter 4

Minimum-Sized Inverter and “Equivalent” Simple Gate


Set $t_r = t_f$, we have $\beta_n = \beta_p$

- A minimum size inverter is

$$L = L_p = L_n = L_{\min}$$

$$W_p = 3W_{\min}$$

$$W_n = W_{\min} \text{ (Assume } \mu_n = 3\mu_p \text{)}$$



- m - input NAND

$$L = L_{\min}$$

$$W_p = 3W_{\min}$$


$$W_n =$$

- m - input NOR

$$L = L_{\min}$$

$$W_p =$$

$$W_n = W_{\min}$$



- In static CMOS Logic design, NAND using fewer MOS gate area than NOR gate
- => NAND gate constructing faster logic operation.



Chapter 4

Tapered Buffer Stage Ratio

➤ How to drive large capacitive load?

Eq. (1) output Buffer and output pad ~20pf

(2) internal data bus ~5pf

(3) Clock drivers ~10pf ~50pf

---Dynamic Logic & Memory



Chapter 4

Tapered Buffer Stage Ratio

C_L : load capacitance



C_g : cap. of a minimum inverter


t_d : the average delay of a min-sized inverter driving another min-sized inverter.

(1) Using a minimum inverter to drive the C_L .

Total delay $= R \times t_d = 100 t_d$ ($R = (C_L/C_g)$)

(2) Multi Stage Tapered Buffer.





Chapter 4

Tapered Buffer Stage Ratio

- Consider a cascade of enlarged inverter, each scaled by a^i relative to the minimum inverter.
- Using n cascade inverter let $a^n = R$
 $\Rightarrow \ln R = n \ln a \quad \Rightarrow n = \ln(R) / \ln(a)$
total delay = _____




Chapter 4

Tapered Buffer Stage Ratio

- Want to optimize total delay (min delay)

$$\begin{aligned}\frac{\partial (\text{Total delay})}{\partial a} &= (\ln R)td \left[\frac{1}{\ln a} + a \frac{\partial}{\partial a} \left(\frac{1}{\ln a} \right) \right] \\ &= (\ln R)td \left[\frac{1}{\ln a} + a \left(-\frac{1}{(\ln a)^2} \right) \frac{1}{a} \right] \\ &= \frac{\ln R}{\ln a} \cdot td \left[1 - \frac{1}{\ln a} \right] = 0 \quad \Rightarrow \ln(a_{\min}) = 1\end{aligned}$$

- In practical $a \doteq$ _____ for area consideration



Chapter 4

Power Dissipation

- There are two components of power dissipation in a CMOS gate.
1. _____ due to **leakage current** or other current drawn continuously from the power supply.
 2. _____ due to
 - **switching transient current**
 - **charge & discharge of load cap**



Chapter 4

Power Dissipation

A. Static Power Dissipation

$P_s =$

where

P_s = total static power dissipation

n = number of devices



Chapter 4

Power Dissipation

B. Dynamic Power Dissipation

- Charging and discharging of load capacitance
- As P and N alternately switch ON and OFF, C_L is charged to V_{DD} and the discharged to GND.



Chapter 4


Power Dissipation

- Charge:

$$\begin{aligned} E_C &= \int i_p(t) [V_{DD} - V_o(t)] dt \\ &= V_{DD} \int i_p(t) dt - \int i_p(t) V_o(t) dt \\ &= C_L V_{DD} \int_0^{V_{DD}} dv - C_L \int_0^{V_{DD}} V dv \\ &= C_L V_{DD}^2 - \frac{1}{2} C_L V_{DD}^2 \\ &= \frac{1}{2} C_L V_{DD}^2 \end{aligned}$$

- Discharge:

$$\begin{aligned} E_D &= \int i_n(t) V(t) dt \\ &= - \int_{V_{DD}}^0 C_L V dv \\ &= \frac{1}{2} C_L V_{DD}^2 \end{aligned}$$






Chapter 4

Power Dissipation

C. Short – Circuit Dissipation





Chapter 4

Power Dissipation

$$P_{SC} = I_{mean} \times V_{DD}$$

$$I_{mean} = 2 \times \left[\frac{1}{T} \int_{t_1}^{t_2} I(t) dt + \frac{1}{T} \int_{t_2}^{t_3} I(t) dt \right]$$

$$\text{Assume } V_{TN} = -V_{TP} \text{ , } \beta_n = \beta_p = \beta \text{ , } t_r = t_f \text{ , } V_{in}(t) = \frac{V_{DD}}{t_r} \times t$$

$$\text{We have } P_{SC} = \frac{\beta}{12} (V_{DD} - 2V_t)^3 \left(\frac{t_{rf}}{t_p} \right)$$

where t_p : the period of the input waveform.

$$P_{SC} \propto \frac{t_{rf}}{t_p} \Rightarrow \text{small } t_{rf} \Rightarrow \text{small } P_{SC}$$

* Slow rise times can result in significant short - circuit dissipation.



Chapter 4


Power Dissipation

D. Total Power Dissipation

$$P_{\text{total}} = P_s + P_d + P_{\text{sc}}$$

P_s : Static dissipation

P_d , P_{sc} : Dynamic dissipation




- As frequency increased, dynamic power dissipation is dominated.



Chapter 4

Packaging Cross-Section

- A sample processor cross-section is shown below
 - May or may not have a heat spreader
 - May have die side capacitors as well as land side
 - Package may have 4-14 layers depending on number of signals and cost structure of market (low-end desktop to high-end server)
 - May have an additional layer of package (interposer) for space transformation and for housing additional components
- Power must penetrate through the socket and package






Chapter 4

奈米技術將創造自我冷卻晶片

- 美國普渡大學(Purdue University)
- 桶式(bucket brigade)、類似電荷耦合的元件，它可以將熱量從處理電子訊號的晶片中排出
- 離子風:當離子向前運動時，它們與中性的分子發生重覆碰撞，因而形成離子風。



Source: 電子工程專輯



Chapter 4

Reference

- Douglas A Pucknell, Kamran Eshraghian ,Basic VLSI Design 3rd Ed, Prentice Hall .
- M Michael Vai, VLSI Design, CRC Press, 2000
- D.A.Pucknell, K.Eshraghian, Basic VLSI Design, 3rd Ed, Prentice Hall,1994
- Weste and Eshraghian,Principles of VLSI Design--A Systems Perspective, Addison-Wesley,2nd,1993
- C.Y. Chang and S.M. Sze,ULSI DEVICES, John Wiley & Sons,2002
- 國家晶片系統設計中心,Dracula Training Manual, 2002.07
- 中央大學電機工程學系,鄭國興老師
- Irwin&Vijay, PSU
- Digital Integrated Circuits^{2nd}
- 南台科技大學電子系,楊博惠老師
- Maitham Shams (CANADA)
- paulo moreira Switzerland
- Kenneth R. Laker, University of Pennsylvania
- Prentice Hall 1995

[回本節首頁](#)