

14:332:438 - Capstone Design, Digital Systems

802.16-2009 OFDM PHY - Digital Realm Transmitter Implementation

Cody Schafer

Submitted in partial fulfillment of the requirements for the
Bachelor of Science Degree

May 8, 2012

Electrical and Computer Engineering Dept.
School of Engineering
Rutgers University

Contents

1	Project Overview	2
1.1	End Market Expectations	2
1.2	Degree of standards compliance and scope limitations	2
2	OFDM Parameters	3
2.1	Primitive Parameters	3
2.2	Derived Parameters	3
3	External Interface to the PHY Transmitter	3
4	Internal Interfaces	5
5	Implemented Modules	7
5.1	Randomizer	7
5.2	Forward Error Correction	7
5.2.1	Notes on delay	8
5.3	FEC to Interleaver buffer	8
5.4	Interleaver	10
5.4.1	Testing and Verification	11
5.4.2	Implementation Notes	11
6	Planned Modules	12
6.1	Constellation Mapping	12
6.2	Pilot Sub-carrier Insertion	12
6.3	Sub-carrier to IFFT Buffer	13
6.4	IFFT	13
6.5	Cyclic Prefix	14
6.6	Frame Handler	15
6.7	Burst Handler	15
7	Health, Safety, and Environmental Issues	17
7.1	Product Dangers	17
7.2	Health Hazards	17
7.3	Environmental Hazards	17
8	Conclusion	17
A	Code Listings	19
A.1	Interleaving	34
A.2	Testbenches	43

1 Project Overview

We are developing a minimal 802.16-2009 OFDM Transmitter PHY. This PHY supports only QPSK-1/2 modulation-convolution rate. Additionally, any components not relevant to unlicensed bands are omitted. All optional items are omitted.

This PHY requires the cooperation of a MAC layer implementation which is compliant with the 802.16-2009 standard in order for the compliance expectations (subsection 1.2) to be met.

1.1 End Market Expectations

Currently IEEE 802.16, also known as “WiMAX”, has seen little deployment in the United States and western Europe while being moderately deployed in Asian nations and Eastern European markets. To be useful in western areas, WiMAX has to effectively compete with both consumer owned Wifi hot-spots and the various cell phone networks. Given the impressively low cost of both cellular and Wifi (802.11) systems combined with the expectation that they work well in mobile devices, this physical layer (PHY) targets both simplicity (to reduce cost) and reduced power consumption.




Figure 1: Overall Transmitter Interface

1.2 Degree of standards compliance and scope limitations

The 802.16 standard specifies multiple layers of a WiMAX device, including a “Service-specific convergence sublayer” [1, section 5], a MAC sublayer [1, section 6], a Security sublayer [1, section 7], and the Physical layer [1, section 8].

The PHY, while being described within section 8 of the 802.16-2009 document, is additionally subject to certain constraints and requirements stipulated within the other sections. These sections were only utilized to the extent to which they apply to design of the PHY component.

Applicable sections of [1].

- Section 8.3 - OFDM description
- Section 8.3.3.4.1 - Data Modulation: implementation is not compliant with this section, only QPSK modulation is supported.
- 8.3.3.4.3 - Rate ID encodings: not compliant with this section, only the QPSK-1/2 rate ID is supported.
- 8.3.5.1.1 - DL subchannelization: Rate ID

2 OFDM Parameters

2.1 Primitive Parameters

BW : This is the nominal channel bandwidth.

N_{used} : Number of used subcarriers.

n : Sampling factor. This parameter, in conjunction with BW and N_{used} determines the subcarrier spacing, and the useful symbol time.

G : This is the ratio of CP time to “useful” time.

2.2 Derived Parameters

N_{FFT} : Smallest power of two greater than N_{used}

Sampling Frequency : $F_s = \text{floor}(n \cdot BW/8000) \times 8000$

Subcarrier spacing : $\Delta f = F_s/N_{FFT}$

Useful symbol time : $T_b = 1/\Delta f$

CP Time : $T_g = G \cdot T_b$

OFDM Symbol Time : $T_s = T_b + T_g$

Sampling time : T_b/N_{FFT}

3 External Interface to the PHY Transmitter

The MAC interfaces with the PHY module by sending frames (with the appropriate headers and padding included) as a stream of bits. These bits are clocked via the **mac_clk_in** line, and must only be sent when the **mac_sending_frame** line is high. The state of the **mac_sending_frame** line must be low when not sending a frame, and must be lowered and raised between frames that would otherwise be abutting. The frequency of **mac_clk_in** must be less than or equal to half of the **phy_clock**.

The **phy_ready** line is a signal to the mac that it is ready for a new frame to be inputted, and should not be ignored.

The structure of individual frames detailed in section 8.3.5 of IEEE 802.16-2009. Each frame contains a header, up to 4 DL sub-frames (each with their own structure also defined in IEEE802.16-2009 section 8.3.5) and some number of UL sub-frames. Note that due to fixing certain implementation parameters, some fields are constrained further than mentioned within the standard.

Frame Header - Rate_ID is fixed at '1' indicating CPS modulation with a code rate of $\frac{1}{2}$.

Name	Width	Direction	Description
phy_out_I	16	O	The real component of the output, clocked by <code>phy_out_clk</code>
phy_out_Q	16	O	Imaginary component of the output, clocked by <code>phy_out_clk</code>
phy_out_clk	1	O	Clocks out the I and Q values produced by the PHY.
phy_in_bits	1	I	Input bitstream from a MAC device.
phy_in_clk	1	I	Clock at which the input bitstream <code>phy_in_bits</code> should be sampled.
phy_in_frame	1	I	Set low while the current set of bits is from the same frame. Must be set high for one clock cycle between frames.
bsid	4	I	The lower four bits of the BSID, a unique identifier.
bw	3	I	Channel bandwidth. See Table 2.

Table 1: External Interface to the PHY transmitter.

bw[3]	Bandwidth in MHz
0	1.25
1	1.5
2	1.75
3	2.0
4	2.75
5 - 7	Undefined

Table 2: Meanings of BW values.




Figure 2: Basic flow of data through the transmitter

4 Internal Interfaces

This section covers the interfaces for internal structures within the PHY transmitter which are not exposed for use by the MAC or any other interfacing hardware.

Table 3 shows some of the common signals for the internal interfaces. Figure 2 shows the basic flow of information through the internal modules of the transmitter. Issues regarding timing, data path widths, buffering, and some minor data stream modifications are omitted.

Each block of the transmitter connected via direct wiring (without a buffer) is given the same clock. Each block reads its inputs on alternating clock edges such that two adjacent units read and write on different edges. This is done so that outputted data does not change while being read.




Figure 3: More detailed diagram of the transmitter

Name	Active Level	Meaning
<code>*_valid</code>	high	Indicate the source outputting the signal is also outputting data (clocked via the <code>phy_clock</code>) which should be processed by the next item in the chain.
<code>*_bits</code>	high	A serial stream of bits clocked by <code>phy_clock</code> . Only valid when the corresponding <code>*_valid</code> line is also active.
<code>*_flag</code>	high	Set active for a single clock cycle before becoming inactive again.

Table 3: Common signals used internally

5 Implemented Modules

5.1 Randomizer

Estimated gates 1000

Estimated data bitstream delay 8 clock cycles for a bit to be processed, could be cut to zero by bypassing.

The randomizer operates as a shift register with an initial value determined by the PDU (packet data unit, one half of a frame) header and whether it is a UL (uplink) or DL (downlink) PDU.

Internally, the randomizer is implemented as a shift register with a single feedback. Table 4 describes the inputs and outputs of the randomizer. Figure 4 shows the block representation of the randomizer.




Figure 4: randomizer block diagram

5.2 Forward Error Correction

Estimated gates 2000

Estimated data bitstream delay Slightly more than $\frac{N_{cbps}}{2} + 8$

This is a Reed-Solomon and convolution coding combination which is applied per frame. Within the standard, different RS (Reed-Solomon) codes and CC (convolution code) rates are used for varying modulation types. As we have fixed the modulation and code rate to QPSK-1/2, one two of the RS code and CC rate pairs are needed, as indicated in the Table 5.

Name	Width	Direction	Description
reset	1	I	Resets all internal state immediately. The internal register is loaded from iv . Active low.
clk	1	I	Clock.
in_bits	1	I	Uncoded input bitstream to the randomizer (this is the first step in the encoding process).
in_valid	1	I	Indicates the input bitstream in_bits is valid and should be read.
out_bits	1	O	Output bitstream.
out_valid	1	O	Indicates the output bitstream is valid.
iv	15	I	Initialization data for the internal register.
reload	1	I	Indicates the internal register should be loaded with iv .

Table 4: Randomizer interface definition.

Modulation	Uncoded block size (bytes)	Coded block size (bytes)	Overall coding rate	RS code	CC code rate
QPSK	24	48	1/2	(32,24,4)	2/3

Table 5: Forward Error correction rates

See Table 6 for a listing of the inputs and outputs.

5.2.1 Notes on delay

Both the Reed-Solomon and convolution encoding append additional bits to the bitstream. The convolution encoder emits at most 2 bits for every one bit of input (the 1/2 rate, used with BPSK). The Reed-Solomon encoder appends the residue of its operation to the tail of the bitstream. As it operates of $GF(8)$, 8 bits will be appended. Additionally, between the RS and CC additional bits are appended to such that the bitstream is kept at a multiple of N_{cbps} bytes.

5.3 FEC to Interleaver buffer

Estimated gates 1000

Estimated data bitstream delay None, all delay is included in the calculation for the Interleaver itself.

Table 7 describes the inputs and outputs of this logic block. Transitions the data pipeline from a sequence of bits to a sequence of blocks.

Name	Width	Direction	Description
reset	1	I	Active low, resets logic block to initial state.
clk	1	I	Clocking.
in_bits	1	I	Input bitstream, processed by randomizer.
in_valid	1	I	Indicates the input bitstream in_bits should be read.
out_bits	1	O	Output bitstream, has FEC applied. Will be longer than input bitstream.
out_valid	1	O	Indicates the output bitstream is valid (the data on it should be read and processed)
rate_id	3	I	The type of modulation used. See Table 15 for possible values.

Table 6: FEC interface description

Name	Width	Direction	Description
reset	1	I	Active low reset.
clk	1	I	Clock.
fec_out_bits	1	I	The bitstream outputed by the forward error correction unit.
fec_out_valid	1	I	Indicates the bitstream fec_out_bits is valid and should be buffered.
block	768	O	A block of buffered data. (768 bits = 96 bytes).
block_valid	1	O	Indicates the data block block is valid and should be processed.
advance	1	I	Asserted by the consumer to indicate that the current data block has been processed completely and a new data block is required.

Table 7: FEC output buffer description

Name	Width	Direction	Description
reset	1	I	resets the device state.
clk	1	I	clocking.
in_blk	384	I	Block of input data.
in_blk_valid	1	I	Indicates a block of input data on in_blk is valid and should be processed.
rate_id	3	I	The modulation type. Possible values can be found in Table 15.
subchan_ct	3	I	Indicates whether the number of subchannels is 1, 2, 4, 8, or 16. These are paired with values 0, 1, 2, 3, and 4, respectively. The result of other values is undefined. This input allows determination on how many bits in in_blk should be processed.
out_blk	384	O	Interleaved block which is then outputted.
out_blk_valid	1	O	When high, indicates that out_blk contains valid data which should be processed by the next item in the pipeline.

Table 8: Interleaver I/O description

5.4 Interleaver

Estimated gates 2000

Estimated data bitstream delay About 392 clocks.

All encoded data bits will be interleaved by this block interleaver. The block size is defined by the number of coded bits per allocated subchannels per OFDM symbol (N_{cbps}). N_{cbps} is determined by a combination of the number of subchannels and the modulation used, see Table 9 for a listing of possible values.

Subchannels	16	8	4	2	1
BPSK	192	96	48	24	12
QPSK	384	192	96	48	24
16-QAM	768	384	192	96	48
64-QAM	1152	576	288	144	72

Table 9: Values of N_{cbps} . Note that other than the values listed for QPSK, none of these items are supported by this device.

Interleaving is a two step type operation. The first step ensures adjacent coded bits are mapped onto nonadjacent subcarriers and the second step ensures bits are mapped alternately onto less and more significant bits of the constellation. The second step is done to avoid long runs of lowly reliable bits.

The permutations are dependent on the number of coded bits per subcarrier (N_{cpc}), which is defined by the type of modulation and the index of the coded bit before permutation (k).

For our implementation, as we are only using QPSK modulation, $N_{cpc} = 2$.

k : index of coded bit before first permutation

m_k : index after first permutation

j_k : index after second permutation

First permutation equation :

$$m_k = (N_{cbps}/12) * k_{mod12} + floor(k/12) \quad (1)$$

Second permutation equation :

$$s = ceil(N_{cpc}/2) \quad (2)$$

$$j_k = s * floor(m_k/s) + (m_k + N_{cbps} - floor(12 * m_k/N_{cbps}))_{mod(s)} \quad (3)$$

After the interleaving the first bit out of the interleaver would map to the MSB for the constellation mapping.

5.4.1 Testing and Verification

The Interleaver operation can be verified by inputting a known block of bits and observing the output. The standard document provides a few of these for our use.

The verilog code for this module was generated via a python script which directly implements the permutation equations (??). Additionally, a partial non-generated implementation was created, the equations for which are verified by the same script which generates interleaver code.

5.4.2 Implementation Notes

Due to the complexity of the permutation, code was written which generates the verilog implementation for all possible variations in N_{cpc} . In a further iteration of the transmitter, a multiplexer would be used to switch to the appropriate interleaver for each type of modulation. A partial implementation of this multiplexing was written.

The interleaving operation is such that bits much later in the bitstream are swapped with those much earlier in the bitstream. Due to this, the entire OFDM symbol (N_{cbps} bits) must be read into the module prior to a single 1 clock operation to swap the bytes as required. This leads to a rather high cost in delay for this module.

Name	Width	Direction	Description
reset	1	I	When low, the chip is reset. When high, normal operation.
clk	1	I	Clocks all synchronous operations.
in_bits	1	I	The input bitstream.
in_valid	1	I	Indicates that in_bits is valid and should be read.
out_Q	16	O	output of Q's. Represents an analog value
out_I	16	O	output of I's. Represents an analog value
out_valid	1	O	Indicates both out_Q and out_I are valid and should be processed or buffered immediately.
subchan_data	6	I	Indicates the mapping of subchannels, see Table 16 for explanation of values.

Table 10: Constellation Mapping input output description

6 Planned Modules

6.1 Constellation Mapping

Estimated gates 4000

Estimated data bitstream delay N_{cpc} , the number of bits per constellation. 4 in the case of QPSK.

The Constellation mapping module takes our bitstream and converts it to a form for an analog radio transmitter. I is used to control the ‘real’ portion of the final output signal while Q controls the ‘imaginary’ component. By placing the Q and I as axis in a 2 dimensional grid, outputs of particular positions are taken to represent particular binary numbers. In BPSK, only 2 outputs are possible, thus the number of bits in the constellation (a particular set of positions on the 2 dimensional grid) is 2. For QPSK, the number of bits per constellation is 4. For this reason, the constellation mapper needs to wait for enough bits to accumulate before it can output See Table 10 for the description of inputs and outputs.

6.2 Pilot Sub-carrier Insertion

Estimated gates 1000

Estimated data bitstream delay 1 cycle, if implemented with a bitstream width equal to N_{cbps} .

Input is (I,Q) pair, output is (I,Q) pair with pilot subcarriers inserted at some points (fixed).

Name	Width	Direction	Description
<code>reset</code>	1	I	Resets the device state.
<code>clk</code>	1	I	Clocking.
<code>in_blk</code>	$200 \cdot 2 \cdot 16$	I	Input data from the Pilot Insertion.
<code>in_blk_valid</code>	1	I	When high, indicates that the input block is valid and should be processed.
<code>out_blk</code>	$200 \cdot 2 \cdot 16$	O	Output data to the IFFT. Width of numbers is 16 bits, processing both Q and I.
<code>out_blk_valid</code>	1	O	Indicates the output block <code>out_blk</code> is valid and should be immediately copied (it will be replaced by the next block on the next clock cycle).

Table 11: Sub-carrier to IFFT Buffer input/output description.

6.3 Sub-carrier to IFFT Buffer

Estimated gates 2000

Estimated data bitstream delay 1

Insertion into this buffer is ordered but will have random jumps around different UL & DL bursts.

Block Size = `blk_siz` = 200 (the total number of used subcarriers)

Buffers `blk_size` items each of which has width 2 bits. QPSK utilizes both I and Q, amplitude and phase, each with a granularity of 2. This means that each item (a pair of I & Q) has 4 possible values and thus 2 bits are needed for each.

6.4 IFFT

Estimated gates 10,000

Estimated data bitstream delay

The IFFT must process 256 complex numbers with a depth of 16 bits for each component (16 bits for the Real component and an another 16 bits for the imaginary).

See Table 12 for a description of the inputs and outputs.

Buffers `blk_size` items each of which has width 2 bits. QPSK utilizes both I and Q, amplitude and phase, each with a granularity of 2. This means that

Name	Width	Direction	Description
reset	1	I	Resets the device state.
clk	1	I	Clocking.
in_blk_valid	1	I	When high, indicates that the input block is valid and should be processed.
in_blk	$200 \cdot 2 \cdot 16$	I	Input data for the IFFT. Width of numbers is 16 bits, processing both Q and I.
out_blk	$256 \cdot 2 \cdot 16$	O	Output data after IFFT is performed. Width of numbers is 16 bits, processing both Q and I.
out_blk_valid	1	O	Indicates the output block out_blk is valid and should be immediately copied (it will be replaced by the next block on the next clock cycle).

Table 12: IFFT input/output description.

each item (a pair of I & Q) has 4 possible values and thus 2 bits are needed for each.

The IFFT takes in 256-bit complex samples and outputs to the Cyclic Prefix.

6.5 Cyclic Prefix

Estimated gates 2000

Estimated data bitstream delay About 1050 clocks.

The Cyclic Prefix is used to act as protection from Intersymbol Interference by duplicating a certain number of symbols defined by the CP_{rate} .

The Cyclic Prefix appends to the front of the symbol a copy of the last $256/CP_{rate}$ (N_{IFFT}/CP_{rate}) bits. OFDM PHY should allow for four (4) rates as defined by 2 bits in the PHY Mode ID field.

It reads 256 2 bit items from the IFFT into 2 256 blocks of memory. On output, the appropriate number of bits are read from the end of memory by offset.

At a rate of 1/4, 64 bits would need to be read from the end and at a rate of 1/32, 8 bits would need to be read.

The sample size would then increase from 256 bits to anywhere between 264 to 320 bits.

For our implementation, we will set the CP rate at 1/16 which leads to a sample size of 272 bits.

Value of <code>param_G</code>	Ratio of CP time to “useful” time.
0b00	1/4
0b01	1/8
0b10	1/16
0b11	1/32

Table 13: Values of OFDM parameter G as presented on `param_G`

Name	Direction	Width	Description
<code>param_G</code>	I	2	The meanings of valid values are listed in Table 13. Indicates the fraction of CP time to “useful” time.
<code>cp_in_bits</code>	I	1	Input bitstream.
<code>cp_in_valid</code>	I	1	Indicates the input bitstream <code>cp_in_bits</code> is valid.
<code>cp_out_bits</code>	O	1	Output bitstream.
<code>cp_out_valid</code>	O	1	Indicates the output bitstream <code>cp_out_bits</code> is valid.

Table 14: Cyclic Prefix Inputs and Outputs

This process would take about about 512 clocks to read in the data to fill memory and about 528 clocks to write out.

The total time would include clocks to set and check valid lines and would total to about 1050 clocks.

Table 14 lists the inputs and outputs to the cyclic prefix unit.

Appends the last Tg items of the previous frame to the start of the present frame. Reads 256 by 2 16 bit items from the IFFT, appending Tg items to the start of it. It also stores the last Tg items so that they may be appended to the next frame from the IFFT.

6.6 Frame Handler

Estimated gates 2000

Estimated bitstream delay 2 clock cycles for a bit to be processed

Is given a bitstream directly from the MAC device, expected to be able to clock in this bit stream at the rate defined by the MAC. Data and parsed configuration is sent to the Burst Handler (subsection 6.7) to be processed and outputed.

Inputs and outputs are listed in Table 17.

6.7 Burst Handler

Estimated gates 2000

rate_id[3]	Modulation RS-CC rate
0	BPSK-1/2
1	QPSK-1/2
2	QPSK-3/4
3	16-QAM-1/2
4	16-QAM-3/4
5	64-QAM-2/3
6	64-QAM-3/4
7	Reserved

Table 15: Possible values for `rate_id`. Note that All values but 1 (QPSK-1/2) are unsupported by this device.

Table 16: Possible values for `subchan_data`.

Name	Width	Direction	Description
<code>clk</code>	1	I	Clocks the logic block.
<code>reset</code>	1	I	Active low reset to initial state.
<code>frame_in_bits</code>	1	I	Input bitstream, clocked via <code>frame_in_clk</code> .
<code>frame_in_clk</code>	1	I	Positive edge indicates that data on <code>frame_in_bits</code> should be read.
<code>frame_in_valid</code>	1	I	Set high while the current series of bits is part of the same frame.
<code>burst_reset</code>	1	O	reset line to the burst handler (subsection 6.7).
<code>burst_bits</code>	1	O	Bits to the burst handler.
<code>burst_valid</code>	1	O	indicates the bitstream <code>burst_bits</code> is valid and should be processed.
<code>frame_num</code>	4	O	The frame number parsed from the header structures.
<code>iuc</code>	4	O	The UIUC or DIUC field, parsed from the header structures. Only valid for the currently outputted burst.
<code>subchan_data</code>	6	O	See Table 17. Table 16 describes valid values. Per burst.
<code>rate_id</code>	3	O	See Table 15. Per burst.

Table 17: Frame Handler interface description

Estimated data bitstream delay 2 clock cycles for a bit to be processed, could be cut to zero by bypassing.

Bursts are composed of multiple OFDM symbols. OFDM symbols are composed of multiple sub-channels. Table 18 shows the burst interface inputs and outputs. Across a single burst initialization of the pipeline hardware will not change.

7 Health, Safety, and Environmental Issues

7.1 Product Dangers

Potential for heat, radiation, and distraction while operating equipment (depending on what type of end-user device this implementation is integrated into. As this is only a component of an arbitrary end user device, dangers caused or directly inferred from its use are limited.

7.2 Health Hazards

As a wireless transmitter, certain power outputs at particular frequencies could be dangerous for people to be in close proximity to. These power levels and transmission frequencies are not handled within this project, rather, they fall to the real of the analog transmitter portion.

7.3 Environmental Hazards

As a wireless device, any implementation utilizing this code will need to obtain FCC approval to ensure it properly uses the frequency “space” allocated to it. Notably, the WiMAX specification provides for both licensed and unlicensed frequency range use, meaning additional approval could be required from the owner of the particular band the device operates in.

8 Conclusion

This design failed to be completed. Reexamining the plan of design for this project reveals a few issues that made effective implementation difficult. Planning on a lack of delay communication between hardware modules creates a significant amount of planning difficulty. Every module’s input and output speed must be able to be predetermined and buffers (which understand how to handle delays) added. This can result in the use of numerous overly large buffers due to worse case calculations being used to determine the buffer size. Additionally, this plan is made more difficult by multiple 802.16 frames being pushed through the same hardware one after the other. As the number of outputted bits (prior to conversion to wide Q and I signals) is larger than the number of inputted bits, a delay between frame inputs from outside the system or a buffer of infinite size

Name	Width	Direction	Description
<code>reset</code>	1	I	Immediately resets the burst handler. Active low.
<code>clk</code>	1	I	Clocking.
<code>iuc</code>	4	I	The UIUC or DIUC field (depending on uplink or downlink state). Used by randomizer.
<code>bsid</code>	4	I	Used by randomizer.
<code>frame_num</code>	4	I	Used by randomizer.
<code>burst_in_bits</code>	1	I	Input bitstream.
<code>burst_in_valid</code>	1	I	Indicates the input bitstream <code>burst_in_bits</code> is valid.
<code>rand_iv</code>	15	O	The initialization for the randomizer's internal register.
<code>rand_reload</code>	1	O	Instructs the randomizer to reload it's internal register with a new one outputed on <code>rand_iv</code> .
<code>burst_out_bits</code>	1	O	Output bitstream. Sent to the randomizer for first portion of processing.
<code>burst_out_valid</code>	1	O	Indicates output is valid. Also attached to the randomizer.
<code>subchan_data_in</code>	6	I	See Table 17. Table 16 describes valid values.
<code>subchan_data_out</code>	6	O	Output pair of <code>subchan_data_in</code> , simple pass through.
<code>subchan_ct</code>	4	O	Indicates the number of subchannels in use. Calculated from <code>subchan_data_in</code> .
<code>rate_id_in</code>	3	I	See Table 15.
<code>rate_id_out</code>	3	O	Pass-through pair of <code>rate_id_in</code> .

Table 18: Interface definition for the Burst Handler.




Figure 5: Proposed Bitstream Transfer Pattern

is required. Clearly, infinite flip-flops are not a possibility in any logic circuit, thus the system as a whole would need an understanding of when it was "ready" for more data.

Further along the same track, the current design does not allow for the use of internal modules for separate frames simultaneously. For example, the Reed-Solomon encoder cannot be easily used for one frame while the convolution coder begins processing the next. One possible plan to allow this to be done simply is to have a signal between modules for when a frame begins or ends (rather than using a central piece of logic to manage this). Unfortunately, we need more than just knowledge of when the frame begins and ends to properly process it; a whole slew of metadata needs to be passed along while being timed properly with the motion of the bitstream through the system. Additionally this metadata would need to handle delays properly (as using solely buffering is unfeasible). From these requirements, the possibility of using a second bitstream to carry the metadata arises, as shown in Figure 5. Each module could stay as initially designed, but be wrapped in a controller which handles extraction of metadata from the bitstream as well as properly handling its timing. It could be passed along ahead of the start of a frame such that when the actual data reaches a new module, the necessary metadata for processing it is already present. Of course, additional issues arise if the metadata bitstream can exceed the length of the shortest 802.16 frame: an additional delay would need to be inserted after a short frame to give time for the metadata to be transferred.

Using an FPGA for this is probably not economically viable or efficient. Power consumption would be much higher than could be achieved with a non-FPGA realization. Cost would also be an issue for any product with a non-inconsequential volume of production. As wireless devices are often mobile and battery powered, power consumption is a serious concern. Additionally, using this as portion of a larger FPGA design would not be feasible due to the high use of logic circuit resources by various components, primarily the (planned) IFFT.

A Code Listings

../param.v

```

1  'ifndef PARAM_V_
2  'define PARAM_V_
3
4  module p_rate_id();
5      parameter w = 2;
6
7      parameter BPSK = 0;
8      parameter QPSK = 1;
9      parameter QAM16 = 2;
10     parameter QAM64 = 3;
11 endmodule
12
13 module p_cc_rate();
14     parameter w = 2;
15
16     parameter r_1_2 = 0;
17     parameter r_3_4 = 1;
18     parameter r_5_6 = 2;
19 endmodule
20
21 /* FIXME: this is just thrown together */
22 /* Mod    16    8    4    2    1
23  * BPSK   192   96   48   24   12
24  * QPSK   384   192  96   48   24
25  * 16-QAM 768   384  192  96   48
26  * 64-QAM 1152  576  288  144  72
27  */
28 module p_subchan_id();
29     parameter ct = 4;
30     parameter w = 2;
31 endmodule
32
33 module p_subchan_ct();
34     parameter ct = 5;
35     parameter w = 3;
36 endmodule
37
38
39 'endif

```

../common_widths.v

```

1  'ifndef COMMON_WIDTHS_H_
2  'define COMMON_WIDTHS_H_
3
4  'define UIUC_SZ 4
5  'define BSID_SZ 4
6  'define FRAMEN_SZ 4
7
8  'define RATEID_SZ 5
9  'define SUBCHAN_IDX_SZ 5
10
11 'endif

```

../func/gen_rand_iv.v

```

1
2 function [14:0] gen_rand_iv;
3     input [3:0] bsid;
4     input [3:0] uiuc;
5     input [3:0] fnum;
6
7     gen_rand_iv = {
8         fnum[0], fnum[1], fnum[2], fnum[3],
9         1'b1,
10        uiuc[0], uiuc[1], uiuc[2], uiuc[3],
11        2'b11,
12        bsid[0], bsid[1], bsid[2], bsid[3]
13    };
14 endfunction

```

../rand.v

```

1 module randomizer(
2     input reset, clk,
3     input in_bits,
4     input in_valid,
5     output reg out_bits,
6     output reg out_valid,
7     input [14:0] rand_iv,
8     input reload);
9
10    reg [14:0] vect;
11    reg nout;
12    reg nvalid;
13
14    /* XXX: EFFICIENCY: there should be a way to do this 8 bits
15       at a time,
16       * as mentioned in "OFDM Baseband Transmitter
17       Implementation Compliant
18       * IEEE Std 802.16d on FPGA" */
19
20    always @ (posedge clk or posedge reset) begin
21        if (reset) begin
22            nout <= 0;
23            nvalid <= 0;
24            vect <= 0;
25        end else begin
26            if (reload) begin
27                nvalid <= 0;
28                nout <= 0;
29                vect <= rand_iv;
30            end else if (in_valid) begin
31                nvalid <= 1;
32                nout <= in_bits ^ (vect[13] ^
33                    vect[14]);
34                vect <= { vect[13:0], vect[13] ^
35                    vect[14] };
36            end else begin
37                nvalid <= 0;
38                nout <= 0;

```

```

35         vect    <= vect;
36     end
37 end
38
39
40 always @ (negedge clk or posedge reset) begin
41     if (reset) begin
42         out_valid <= 0;
43         out_bits  <= 0;
44     end else begin
45         out_valid <= nvalid;
46         out_bits  <= nout;
47     end
48 end
49
50 endmodule
51
52 /* Processes 8 (or some variation between 1 and 14 bits) at a time
53 */
54 module rand_parm
55     #(parameter bits_pclk = 8)(
56         input reset, clk,
57         input [bits_pclk-1:0] in_bits,
58         input in_valid,
59         output reg [bits_pclk-1:0] out_bits,
60         output reg out_valid,
61         input [14:0] rand_iv,
62         input reload);
63
64     reg [14:0] vect;
65     reg [bits_pclk-1:0] nout;
66     reg nvalid;
67
68     always @ (posedge clk or posedge reset) begin
69         if (reset) begin
70             nvalid <= 0;
71             nout    <= 0;
72             vect    <= 0;
73         end else begin
74             if (reload) begin
75                 nvalid <= 0;
76                 nout    <= 0;
77                 vect    <= rand_iv;
78             end else if (in_valid) begin
79                 nvalid <= 1;
80                 nout    <= in_bits ^ (vect[13 -:
81                     bits_pclk] ^ vect[14 -:
82                     bits_pclk]);
83                 vect    <= { vect[14 - bits_pclk:0],
84                     vect[13 -: bits_pclk] ^
85                     vect[14 -: bits_pclk]
86                     };
87             end else begin
88                 nvalid <= 0;
89                 nout    <= 0;
90                 vect    <= vect;
91             end
92         end
93     end

```

```

87         end
88     end
89
90     always @ (negedge clk or posedge reset) begin
91         if (reset) begin
92             out_valid <= 0;
93             out_bits  <= 0;
94         end else begin
95             out_valid <= nvalid;
96             out_bits  <= nout;
97         end
98     end
99
100 endmodule

```

../gf.v

```

1
2 `ifdef NOT_DEF
3 module aopm_unit(
4     input clk, reset,
5
6     output xs,
7     output and_out);
8 endmodule
9
10
11 module aopm
12     #(
13         parameter m = 8,
14         parameter x_init = 0,
15     )(
16         input clk, reset,
17
18         input b, c,
19         output a
20     );
21
22
23
24 endmodule
25
26 /* 2^8 gfa mult for  $p(x) = x^8 + x^4 + x^3 + x^2 + 1$ ,
27  * bit serial methodology */
28 module gfa_mult
29     #(parameter w = 1)(
30         input reset, clk,
31         input [w-1:0] bit_in,
32         output [w-1:0] bit_out
33     );
34
35     reg [w-1:0] b;
36
37     always @(posedge clk or posedge reset) begin
38         if(reset) begin
39             b = {w{1'b0}};
40         end else begin

```



```

41         end
42     end
43
44     always @(negedge clk or posedge reset) begin
45         if (reset) begin
46             end else begin
47                 end
48     end
49
50 endmodule
51
52 `endif
53
54 /* Design from: "An efficient reconfigurable multiplier
55 architecture
56 * for Galois field GF(2^m)" (Kistos et al.)
57 * After m clock cycles the right multiplication result
58 * is stored in the LFSR. */
59 module gf_mult
60     #(
61         parameter m = 8, /* in GF(2^m) */
62         parameter a = 0, /* one of the multiplicands */
63         parameter p = 0 /* the primitive poly */
64     )(
65         input clk, reset,
66
67         input b, /* the second multiplicand */
68         output [m-1:0] c /* multiplied output */
69     );
70
71     reg b_cpy;
72     reg [m-1:0] lfsr;
73
74     wire [m-1:0] partial_products = {m{b_cpy}} & a;
75     wire [m-1:0] feed_back = {m{lfsr[m-1]}} & p;
76     wire [m-1:0] lfsr_next = feed_back ^
77         partial_products ^ {lfsr[m-1:1], 0};
78
79     always @(posedge clk or posedge reset) if (reset) begin
80         b_cpy = 0;
81     end else begin
82         b_cpy = b;
83     end
84
85     always @(negedge clk or posedge reset) if (reset) begin
86         lfsr = {m{1'b0}};
87     end else begin
88         lfsr = lfsr_next;
89     end
90
91     assign c = lfsr;
92 endmodule
93
94 `ifdef NOTDEF
95 /* a controller for gf_mult */
96 module gf_mult_ctrl
97     #(

```

```

96     parameter m = 8;
97     parameter a = 0;
98     parameter p = 0;
99     )(
100     input clk , reset ,
101
102     input i , i_valid ,
103     output [m-1:0] o , o_valid
104     );
105
106     reg [$clog2(m)-1:0] ct ;
107
108     always @(posedge clk or posedge reset) if (reset) begin
109         ct = 0;
110     end else begin
111         if (
112     end
113
114 endmodule
115 `endif

```

../RS.V

```

1
2 `include "gf.v"
3
4
5 module rs
6     #(
7     parameter w = 1,
8     parameter m = 8,
9     parameter logm = /* $clog2(m) */ 3,
10    parameter T = 8,
11    parameter log2T = /* $clog2(2*T) */ 4,
12    parameter p = 0/* the primitive polynomial */
13    )(
14    input reset , clk ,
15
16    input in_bits ,
17    input in_valid ,
18
19    output reg out_bits ,
20    output reg out_valid
21    );
22
23    localparam g = {
24        { },
25        { },
26    };
27
28
29    reg [1:0] state;
30    localparam S_INIT = 0; /* shifting in the first 8 bits ,
31                           no valid output */
32    localparam S_MED = 1; /* in the middle, output continually
                           valid */

```

```

33     localparam S_SHCK = 2; /* shift out the check bits, no
34         input
35         accepted */
36     localparam S_INVL = 3; /* invalid and unused (only a place
37         holder) */
38
39     wire [m-1:0] m_out [2*T-1:0];
40     reg [m-1:0] m_reg [2*T-1:0];
41     reg [m-1:0] x [2*T-1:0];
42
43     wire vin = in_bits & in_valid;
44     wire vclk = clk & in_valid;
45
46     /* in_valid on posedge of current clock */
47     reg was_valid;
48
49     /* expected to overflow on exceeding m.
50     * XXX: probably assumed to be 8 at some point, be careful
51     */
52     reg [logm-1:0] ct_8;
53
54     /* expected to overflow upon exceeding 2T */
55     reg [log2T-1:0] ct_2T;
56
57     /* the next x values. */
58     wire [m-1:0] xn [2*T-2:0];
59
60     generate
61         genvar i;
62         for(i = 0; i < 2*T; i = i + 1) begin : mutls
63             gf_mult #(.p(p), .a(g[i])) gm (reset, vclk,
64                 vin, m_out[i]);
65         end
66
67         for(i = 0; i < 2*T - 1; i = i + 1) begin : xnext
68             assign xn[i] = x[i+1] ^ m_out[i];
69         end
70     endgenerate
71
72     always @(posedge clk or posedge reset) if (reset) begin :
73         pos_reset
74         integer i;
75         for(i = 0; i < 2*T; i = i + 1) begin
76             m_reg[i] = 0;
77         end
78
79         was_valid = 0;
80     end else begin : pos_run
81         integer i;
82         for(i = 0; i < 2*T; i = i + 1) begin
83             m_reg[i] = m_out[i];
84         end
85
86         was_valid = in_valid;
87     end
88
89     /* FIXME: in state S_IMED, gaps in the input (the valid_in

```

```

85      line
86      * temporarily going low) are not allowed. Need to keep
87      track of
88      * how far along in the block we are to allow gaps. */
89      always @(negedge clk or posedge reset) if (reset) begin
90          out_bits = 0;
91          out_valid = 0;
92          state = S_INIT;
93          ct_8 = 0;
94          ct_2T = 0;
95      end else begin
96          if (state == S_IMED) begin
97              /* FIXME: does not allow gaps in input, see
98              above. */
99              if (~was_valid) begin
100                  state = S_SHCK;
101              end
102              out_valid = 1;
103              out_bits = x[0][m-1];
104              x[0] = { x[0][m-2:0], 0 };
105          end
106          if (state == S_SHCK) begin
107              ct_2T = ct_2T + 1;
108
109              out_valid = 1;
110              out_bits = x[0][m-1];
111              x[0] = { x[0][m-2:0], 0 };
112              if (~ct_2T) begin : back_to_init
113                  integer i;
114
115                  state = S_INIT;
116                  out_valid = 0;
117
118                  for(i = 0; i < 2*T; i = i + 1)
119                      begin
120                          x[i] = 0;
121                      end
122                  end
123              end
124          if (was_valid || (state == S_SHCK)) begin
125              ct_8 = ct_8 + 1;
126              if (~ct_8) begin : shift_x
127                  integer i;
128
129                  /* the first 8 bits have been
130                  shifted in, advance
131                  * state */
132                  if (state == S_INIT) begin
133                      state = S_IMED;
134                  end
135
136                  /* Needed as X is an array */
137                  for(i = 0; i < 2*T; i = i + 1)
138                      begin

```

```

136                                     x[i] = xn[i];
137                                     end
138                                 end
139                            end
140                        end
141                    end
142                endmodule
143
144            /* reed solomon encoding */
145            module rs_a
146            #(
147                parameter w = 1
148            )(
149                input reset, clk,
150
151                input [w-1:0] in_bits,
152                input in_valid,
153
154                output reg [w-1:0] out_bits,
155                output reg out_valid
156            );
157
158            localparam T = 8;
159            //localparam log_T = 3;
160            localparam log_2T = 4;
161
162            /* The Reed–Solomon encoding shall be derived from a
163               systematic RS (N
164               * = 255, K = 239, T = 8) code using GF(2^8),
165               *
166               * Can be viewed as multiplication by the generator:
167               * c = g * i
168               * where c x = a valid code word (a poly)
169               *       g x = the generator polynomial
170               *       i x = the information poly.
171               *
172               * Also: remainder from division:
173               */
174
175            /* Field generator polynomial
176               *  $p(x) = x^8 + x^4 + x^3 + x^2 + 1$ 
177               */
178
179            /* Code generator polynomial
180               *  $y = \lambda$ 
181               *  $g(x) = (x + y^0)(x + y^1)(x + y^2) \dots (x + y^{(2T-1)})$ ,  $y = 02HE$ 
182               */
183
184            /* Galios field operations:
185               * addition: xor
186               * multiplication: multiplication modulo the generator
187               * polynomial
188               */
189            reg in_data;

```

```

190     reg in_data_valid;
191
192     /* when ~in_data_valid, the number of shifts out remaining
        */
193     reg start_T;
194     reg [log_2T-1:0] shift_ct;
195
196     /* 2T flip flops each with width 'w' */
197     reg [w-1:0] b [2*T-1:0];
198
199     /* Outputs of the multipliers */
200     wire [w-1:0] gm_out [2*T-1:0];
201     reg [w-1:0] gm_in;
202
203     generate
204         genvar i;
205         for (i = 0; i < 2*T; i = i + 1) begin : mult_gen
206             gfa_mult #(.w(w)) mult (reset, clk, gm_in,
                gm_out[i]);
207         end
208     endgenerate
209
210     always @(posedge clk or posedge reset) begin
211         if (reset) begin
212             in_data <= 0;
213             in_data_valid <= 0;
214             start_T <= 0;
215
216             end else begin
217                 in_data <= in_bits;
218                 if (in_data_valid && ~in_valid) begin
219                     in_data_valid <= in_valid;
220                     start_T <= 1;
221                 end else begin
222                     in_data_valid <= in_valid;
223                     start_T <= 0;
224                 end
225             end
226         end
227
228     always @(negedge clk or posedge reset) begin
229         if (reset) begin
230             out_bits <= 0;
231             out_valid <= 0;
232
233             gm_in <= 0;
234
235             begin : reset_ff
236                 integer i;
237                 for (i = 0; i < 2*T; i = i + 1)
238                     begin
239                         b[i] <= {w{1'b0}};
240                     end
241                 end
242                 shift_ct <= 0;
243             end else begin

```

```

244         if (start_T) begin
245             shift_ct <= {log_2T{1'b1}} - 1;
246
247             gm_in <= 0;
248             shift_ct <= shift_ct - 1;
249             out_bits <= b[2*T-1];
250             out_valid <= 1;
251
252         end else if (in_data_valid) begin
253             gm_in <= in_data ^ b[2*T-1];
254
255             out_bits <= in_data;
256             out_valid <= 1;
257
258         end else if (shift_ct) begin
259             gm_in <= 0;
260             shift_ct <= shift_ct - 1;
261             out_bits <= b[2*T-1];
262             out_valid <= 1;
263         end else begin
264             gm_in <= 0;
265             out_bits <= 0;
266             out_valid <= 0;
267         end
268
269         begin : shift_ff
270             integer i;
271             for (i = 0; i < 2*T - 1; i = i + 1)
272                 begin
273                     b[i+1] = gm_out[i] ^ b[i];
274                 end
275             end
276         end
277     end
278 endmodule

```

../cc.v

```

1
2 'include "param.v"
3
4 /* convolution code - this one is based on the Figure 202 of
5    802.16-2009,
6    * labeled "1/2 rate". Seems to indicate 2 bit output per 1 bit
7    input.
8    */
9 module cc_base(
10     input reset, clk,
11     input valid_in,
12     input cur_in,
13     output reg [1:0] z,
14     output reg valid_out
15 );
16
17     reg [5:0] state;
18     reg in_progress;

```

```

17     wire x, y;
18
19     assign x = state[0] ^ state[1] ^ state[2] ^ state[5] ^
20             cur_in;
21     assign y = state[1] ^ state[2] ^ state[4] ^ state[5] ^
22             cur_in;
23
24     /**
25     * This is a 1 bit width design which has similar concerns
26     * as the 1 bit
27     * reed solomon
28     */
29
30     always @ (posedge clk or posedge reset) begin
31         if (reset) begin
32             state <= 0;
33             in_progress <= 0;
34         end else begin
35             if (valid_in) begin
36                 in_progress <= 1;
37
38                 /* shift */
39                 state[5:0] <= { state[4:0], cur_in
40                             };
41             end else if (in_progress) begin
42                 /* TODO: flush out remaining data,
43                    set
44                    * in_progress = 1 when all needed
45                    data has
46                    * escaped. Note that in_progress is
47                    used on
48                    * the negedge, so it needs to be
49                    cleared after
50                    * the data is shifted out, not just
51                    read in.
52                    */
53             end else begin
54                 /* XXX: do we need anything here?
55                    */
56             end
57         end
58     end
59
60     always @ (negedge clk or posedge reset) begin
61         if (reset) begin
62             z <= 0;
63             valid_out <= 0;
64         end else begin
65             if (in_progress) begin
66                 z[0] <= x;
67                 z[1] <= y;
68                 valid_out <= 1;
69             end
70         end
71     end
72
73 endmodule

```



```

64  /* Buffers the output of cc_base into something the next stage in
65  the pipeline
66  * wants. Also handles the needed discards for the requested rate.
67  */
68  module cc
69      #(
70          parameter w = 1,
71          parameter in_width = w,
72          parameter out_width = w,
73          parameter ncbps = 768,
74          parameter buf_sz = ncbps / 2,
75          parameter baddr_sz = $clog2(buf_sz),
76          parameter cc_base_o_width = 2
77      )(
78          input reset, clk,
79          input [in_width-1:0] cur_in,
80          input valid_in,
81          output reg [out_width-1:0] z,
82          output reg valid_out,
83
84          input [p_cc_rate.w-1:0] cc_rate
85      );
86
87      /* cc_base connections */
88      wire [cc_base_o_width-1:0] base_out;
89      wire base_valid_out;
90
91      /* buffering/fifo */
92      reg [buf_sz-1:0] dbuf;
93      reg [baddr_sz-1:0] i_loc;
94      reg [baddr_sz-1:0] o_loc;
95
96      /* "next", to be assigned to outputs on negedge. */
97      reg [out_width-1:0] nout;
98      reg nvalid;
99
100     cc_base cc(reset, clk, valid_in, cur_in, base_out,
101                base_valid_out);
102
103     always @(posedge clk or posedge reset) begin
104         if (reset) begin
105             i_loc <= 0;
106             o_loc <= 0;
107         end else begin
108             if (base_valid_out) begin
109                 dbuf[i_loc +: cc_base_o_width] <=
110                     base_out;
111                 i_loc <= i_loc + cc_base_o_width;
112             end else begin
113                 end
114             end
115         end
116
117     always @(negedge clk or posedge reset) begin
118         if (reset) begin
119             z <= 0;

```

```

118         valid_out <= 0;
119     end else begin
120         z         <= nout;
121         valid_out <= nvalid;
122     end
123 end
124
125 endmodule

```

../fec.v

```

1  /* NOTE: unfinished code */
2
3  /* FEC is composed of 2 portions, reed solomon and
4  * convolution code, applied in that order. On
5  * non-subchannelized data, RS is bypassed */
6
7  'include "rs.v"
8  'include "cc.v"
9
10 module fec
11     #(
12         parameter w = 1
13     )(
14         input  reset , clk ,
15         input  [w-1:0] in_bits ,
16         input  in_valid ,
17         output [w-1:0] out_bits ,
18         output out_valid ,
19
20         /* config */
21         input enable_rs ,
22         input [1:0] cc_rate
23     );
24
25     /** RS **/
26     reg [w-1:0] rs_in_bits;
27     reg rs_in_valid;
28
29     wire [w-1:0] rs_out_bits;
30     wire rs_out_valid;
31
32     rs #(.w(w)) rs1 (reset , clk ,
33                     rs_in_bits ,
34                     rs_in_valid ,
35                     rs_out_bits ,
36                     rs_out_valid
37     );
38     /** **/
39
40     /** CC **/
41     reg [w-1:0] cc_in_bits;
42     reg cc_in_valid;
43
44     wire [w-1:0] cc_out_bits;
45     wire cc_out_valid;
46

```

```

47         cc #(.w(w)) cc1 (reset , clk ,
48             cc_in_bits ,
49             cc_in_valid ,
50             cc_out_bits ,
51             cc_out_valid ,
52
53             cc_rate
54         );
55         /** **/
56
57         always @(posedge clk or posedge reset) begin
58             if (reset) begin
59                 end else begin
60                     end
61             end
62
63         always @(negedge clk or posedge reset) begin
64             if (reset) begin
65                 end else begin
66                     end
67             end
68
69     endmodule

```

A.1 Interleaving

The following is a partial implementation of the 802.16-ODFM interleaver implemented in incomplete verilog. Due to inflexibility in the use of generate blocks, this does not fully support all possible interleaver setups, leading to the development of a tool to generate the interleaver verilog code.

../interleaver.v

```

1  'include "param.v"
2
3  /* Ncbps = blk_size
4  * Mod      16      8      4      2      1
5  * BPSK     192     96     48     24     12
6  * QPSK     384     192    96     48     24
7  * 16-QAM   768     384    192    96     48
8  * 64-QAM   1152    576    288    144    72
9  */
10
11 module blk_sz_decoder
12     #(
13         parameter rate_w  = p_rate_id.w,
14         parameter subct_w = p_subchan_ct.w
15     )(
16         input  [rate_w-1:0] rate ,
17         input  [subct_w-1:0] subchan ,
18         output
19     );
20
21 endmodule
22

```

```

23 module interleaver
24     #(
25         parameter rate_w = p_rate_id.w,
26         parameter subct_w = p_subchan_ct.w,
27         parameter ex_blk_size = 1, /* the external block size */
28     )(
29         input reset, clk,
30         input [blk_size-1:0] in_blk,
31         input in_blk_valid,
32         input [rate_w-1:0] rate_id,
33         input [subct_w-1:0] subchan_ct,
34         output reg [blk_size-1:0] out_blk,
35         output reg out_blk_valid
36     );
37
38     localparam max_internal_buf_sz = 1152;
39
40     localparam mod_ct = 4;
41     localparam sub_ct = 5;
42     localparam blk_szs [mod_ct-1:0][sub_ct-1:0] = {
43         {192, 96, 48, 24, 12},
44         {384, 192, 96, 48, 24},
45         {768, 384, 192, 96, 48},
46         {1152, 576, 288, 144, 72}
47     };
48
49     /* @output_buffer - data which is being shifted out. */
50     /* @input_buffer - data which is being shifted in. */
51     reg [max_internal_buf_sz-1:0] output_buffer, input_buffer;
52
53     /* @i_blk - input to the current ir_base module */
54     reg [max_internal_buf_sz-1:0] i_blk;
55
56     /* @in_ct - number of external blocks which have been read
57        into internal
58        * buffers */
59     /* @out_ct - number of external blocks which need to be
60        written out
61        */
62     reg [$clog2(blk_size)-1:0] in_ct, out_ct;
63
64     /* @set_output - when 1, read the output from the ir_base
65        into the
66        * output_buffer */
67     reg set_output;
68
69     /* presently, only QPSK is supported */
70     wire o_valid [mod_ct-1:0][sub_ct-1:0];
71     wire [blk_size-1:0] o_blk [mod_ct-1:0][sub_ct-1:0];
72
73     generate
74         genvar mod_n, sub_n;
75         for (mod_n = 0; mod_n < mod_ct; mod_n = mod_n + 1) begin :
76             ir_mod
77             for (sub_n = 0; sub_n < sub_ct; sub_n = sub_n + 1) begin :
78                 ir_sub
79                 ir_base r

```

```

75         #(
76             .blk_size(blk_szs[mod_n][sub_n]),
77             .subchan_ct(sub_n)
78         )(
79             .in_blk(i_blk),
80             .out_blk(o_blk[mod_n][sub_n])
81         );
82     end
83     end
84     endgenerate
85
86     always @(posedge clk or posedge reset)
87     if (reset) begin
88         in_ct = 0;
89         i_blk = 0;
90         set_output = 0;
91         input_buffer = 0;
92     end else begin
93         if (valid_in) begin
94             /* store the current input data into the
95              * internal
96              * buffer */
97             /* XXX: this multiplication always has an
98              * equivalent
99              * shift, is the synthesizer smart enough?
100              */
101             input_buffer[ex_blk_sz * in_ct :+ ex_blk_sz
102             ] = i_blk;
103             in_ct = in_ct + 1;
104
105             if (in_ct >= cur_internal_blk_sz) begin
106                 /* setup the current ir_base so
107                  * that on the
108                  * negedge we will have the
109                  * interleaved results */
110                 /* XXX: as in_blk_sz is non-
111                  * constant, this is
112                  * not valid verilog. */
113                 i_blk = input_buffer[ex_blk_sz *
114                 in_ct :- in_blk_sz];
115                 set_output = 1;
116             end else begin
117                 set_output = 0;
118             end
119         end
120     end
121
122     always @(negedge clk or posedge reset)
123     if (reset) begin
124         out_blk = 0;
125         out_blk_valid = 0;
126         out_ct = 0;
127     end else begin
128         if (out_ct) begin
129             /* shift out data */
130             out_ct = out_ct - 1;

```

```

124         out_blk = outpuf_buffer[ex_blk_sz * out_ct
125                               :- ex_blk_sz];
126     end
127     if (set_output) begin
128         out_ct = in_blk_sz;
129         outpuf_buffer[0 :+ in_blk_sz] = o_blk[
130             rate_id][subchan_ct];
131     end
132 end
133
134 endmodule
135
136
137 /* Takes a particular block of data, and outputs the interleaved
138    version of
139    * that block */
140 module ir_base
141     #(
142         parameter blk_size = 384,
143         parameter subch_ct = 16
144     )(
145         input [blk_size-1:0] in_blk,
146         output reg [blk_size-1:0] out_blk,
147     );
148
149     /*
150     * Let Ncpc be the number of coded bits per subcarrier,
151     * i.e., 1, 2, 4 or 6 for BPSK, QPSK, 16-QAM, or 64-
152     * QAM, respectively. Let s = ceil(Ncpc/2).
153     * The first permutation is defined by:
154     * m_k = ( N_cbps 12 ) k mod 12 + floor ( k 12 ).
155     * k = 0, 1, ..., N_cbps 1
156     * The second permutation is defined by Equation (26).
157     * j_k = s floor ( m_k s ) + ( m_k + N_cbps
158     * floor ( 12 m_k N_cbps ) ) mod ( s )
159     * k = 0, 1, ..., N_cbps 1
160     */
161
162     /* FIXME: Only works for QPSK and BPSK, need to use Ncpc? */
163
164     generate
165         genvar k;
166         for (k = 0; k < blk_size; k = k + 1) begin: g1
167             assign out_blk[k] <= in_blk[(k % 12) *
168                 blk_size / 12 + floor(k / 12)];
169         end
170     endgenerate
171 endmodule

```

The following generates verilog code for implimenting a particular (adjustable) interleaver. Changing the items in the ‘param’ dictionary allow generation of all possible interleavers.

../scripts/ir_gen.py

```

1  #!/usr/bin/env python
2  # vim: set fileencoding=utf8 :
3
4  # Let Ncpc be the number of coded bits per subcarrier,
5  # i.e., 1, 2, 4 or 6 for BPSK, QPSK, 16-QAM, or 64-
6  # QAM, respectively. Let s = ceil(Ncpc/2).
7  #
8  # The first permutation is defined by:
9  # m_k = ( N_cbps 12 ) k mod 12 + floor ( k 12 ).
10 # k = 0, 1, ..., N_cbps 1
11 #
12 # The second permutation is defined by Equation (26).
13 # j_k = s floor ( m_k s ) + ( m_k + N_cbps
14 # floor ( 12 m_k N_cbps ) ) mod ( s )
15 # k = 0, 1, ..., N_cbps 1
16
17
18 from math import floor , ceil
19 import sys
20
21 param = {
22     'out_var' : 'out_blk',
23     'in_var' : 'inr',
24     'mod' : 'QPSK',
25     'subchan' : 8
26 }
27
28
29 param['subchan'] = int(sys.argv[1])
30 param['mod'] = sys.argv[2]
31 which = sys.argv[3]
32 warn = sys.argv[4] == "warn"
33
34 if which == "both":
35     p_std = p_quick = True
36 elif which == "std":
37     p_std = True
38     p_quick = False
39 elif which == "quick":
40     p_std = False
41     p_quick = True
42 else :
43     raise Exception()
44
45 ncpc_ = {
46     'BPSK': 1.0,
47     'QPSK': 2.0,
48     '16-QAM': 4.0,
49     '64-QAM': 6.0
50 }
51
52 ncbps_ = {
53     'BPSK': [192, 96, 48, 24, 12],
54     'QPSK': [384, 192, 96, 48, 24],
55     '16-QAM': [768, 384, 192, 96, 48],
56     '64-QAM': [1152, 576, 288, 144, 72]

```

```

57 }
58
59 subchan_ct = {
60     16: 0,
61     8: 1,
62     4: 2,
63     2: 3,
64     1: 4
65 }
66
67 ncpc = ncpc_[param['mod']]
68 ncbps = ncbps_[param['mod']][subchan_ct[param['subchan']]]
69 s = ceil(ncpc / 2)
70
71 m = []
72
73 for k in range(0, ncbps):
74     m.append((ncbps / 12) * (k % 12) + floor(k / 12));
75
76 j = []
77
78 for k in range(0, ncbps):
79     j.append(s * floor(m[k] / s) + ((m[k] + ncbps - \
80         floor(12 * m[k] / ncbps) ) % s))
81
82 of = "{out_var}[{k}] <=_ {in_var}[{in_index}];"
83 bad = False
84 for k in range(0, ncbps):
85     i1 = int(j[int(k)])
86     i2 = ((k % 12) * ncbps / 12) + (int(k / 12))
87
88     if (i1 != i2):
89         if (warn):
90             print "omg: {k} <_{0}, {1} !=_{2}".format(k, i1, i2)
91             bad = True
92
93     if (p_std):
94         print of.format(k = k, in_index = i1, **param)
95
96     if (p_quick):
97         print of.format(k = k, in_index = i2, **param)
98
99 if bad:
100     print "omg"
101
102 #for x in range(0, ncbps, 12):
103 #    for y in range(0, 12):
104 #        k = x + y
105 #        ii = (y * ncbps / 12) + (x / 12)
106 #        print of.format(k = k, in_index = ii, **param)

```

This is the sample output of that generator run un-edited.

../scripts/ir_gen_output.v

```

1 out_blk[0] <= inr[0];
2 out_blk[1] <= inr[16];
3 out_blk[2] <= inr[32];

```



```

4 | out_blk[3] <= inr[48];
5 | out_blk[4] <= inr[64];
6 | out_blk[5] <= inr[80];
7 | out_blk[6] <= inr[96];
8 | out_blk[7] <= inr[112];
9 | out_blk[8] <= inr[128];
10 | out_blk[9] <= inr[144];
11 | out_blk[10] <= inr[160];
12 | out_blk[11] <= inr[176];
13 | out_blk[12] <= inr[1];
14 | out_blk[13] <= inr[17];
15 | out_blk[14] <= inr[33];
16 | out_blk[15] <= inr[49];
17 | out_blk[16] <= inr[65];
18 | out_blk[17] <= inr[81];
19 | out_blk[18] <= inr[97];
20 | out_blk[19] <= inr[113];
21 | out_blk[20] <= inr[129];
22 | out_blk[21] <= inr[145];
23 | out_blk[22] <= inr[161];
24 | out_blk[23] <= inr[177];
25 | out_blk[24] <= inr[2];
26 | out_blk[25] <= inr[18];
27 | out_blk[26] <= inr[34];
28 | out_blk[27] <= inr[50];
29 | out_blk[28] <= inr[66];
30 | out_blk[29] <= inr[82];
31 | out_blk[30] <= inr[98];
32 | out_blk[31] <= inr[114];
33 | out_blk[32] <= inr[130];
34 | out_blk[33] <= inr[146];
35 | out_blk[34] <= inr[162];
36 | out_blk[35] <= inr[178];
37 | out_blk[36] <= inr[3];
38 | out_blk[37] <= inr[19];
39 | out_blk[38] <= inr[35];
40 | out_blk[39] <= inr[51];
41 | out_blk[40] <= inr[67];
42 | out_blk[41] <= inr[83];
43 | out_blk[42] <= inr[99];
44 | out_blk[43] <= inr[115];
45 | out_blk[44] <= inr[131];
46 | out_blk[45] <= inr[147];
47 | out_blk[46] <= inr[163];
48 | out_blk[47] <= inr[179];
49 | out_blk[48] <= inr[4];
50 | out_blk[49] <= inr[20];
51 | out_blk[50] <= inr[36];
52 | out_blk[51] <= inr[52];
53 | out_blk[52] <= inr[68];
54 | out_blk[53] <= inr[84];
55 | out_blk[54] <= inr[100];
56 | out_blk[55] <= inr[116];
57 | out_blk[56] <= inr[132];
58 | out_blk[57] <= inr[148];
59 | out_blk[58] <= inr[164];
60 | out_blk[59] <= inr[180];

```

```

61 out_blk[60] <= inr[5];
62 out_blk[61] <= inr[21];
63 out_blk[62] <= inr[37];
64 out_blk[63] <= inr[53];
65 out_blk[64] <= inr[69];
66 out_blk[65] <= inr[85];
67 out_blk[66] <= inr[101];
68 out_blk[67] <= inr[117];
69 out_blk[68] <= inr[133];
70 out_blk[69] <= inr[149];
71 out_blk[70] <= inr[165];
72 out_blk[71] <= inr[181];
73 out_blk[72] <= inr[6];
74 out_blk[73] <= inr[22];
75 out_blk[74] <= inr[38];
76 out_blk[75] <= inr[54];
77 out_blk[76] <= inr[70];
78 out_blk[77] <= inr[86];
79 out_blk[78] <= inr[102];
80 out_blk[79] <= inr[118];
81 out_blk[80] <= inr[134];
82 out_blk[81] <= inr[150];
83 out_blk[82] <= inr[166];
84 out_blk[83] <= inr[182];
85 out_blk[84] <= inr[7];
86 out_blk[85] <= inr[23];
87 out_blk[86] <= inr[39];
88 out_blk[87] <= inr[55];
89 out_blk[88] <= inr[71];
90 out_blk[89] <= inr[87];
91 out_blk[90] <= inr[103];
92 out_blk[91] <= inr[119];
93 out_blk[92] <= inr[135];
94 out_blk[93] <= inr[151];
95 out_blk[94] <= inr[167];
96 out_blk[95] <= inr[183];
97 out_blk[96] <= inr[8];
98 out_blk[97] <= inr[24];
99 out_blk[98] <= inr[40];
100 out_blk[99] <= inr[56];
101 out_blk[100] <= inr[72];
102 out_blk[101] <= inr[88];
103 out_blk[102] <= inr[104];
104 out_blk[103] <= inr[120];
105 out_blk[104] <= inr[136];
106 out_blk[105] <= inr[152];
107 out_blk[106] <= inr[168];
108 out_blk[107] <= inr[184];
109 out_blk[108] <= inr[9];
110 out_blk[109] <= inr[25];
111 out_blk[110] <= inr[41];
112 out_blk[111] <= inr[57];
113 out_blk[112] <= inr[73];
114 out_blk[113] <= inr[89];
115 out_blk[114] <= inr[105];
116 out_blk[115] <= inr[121];
117 out_blk[116] <= inr[137];

```

```

118 out_blk[117] <= inr[153];
119 out_blk[118] <= inr[169];
120 out_blk[119] <= inr[185];
121 out_blk[120] <= inr[10];
122 out_blk[121] <= inr[26];
123 out_blk[122] <= inr[42];
124 out_blk[123] <= inr[58];
125 out_blk[124] <= inr[74];
126 out_blk[125] <= inr[90];
127 out_blk[126] <= inr[106];
128 out_blk[127] <= inr[122];
129 out_blk[128] <= inr[138];
130 out_blk[129] <= inr[154];
131 out_blk[130] <= inr[170];
132 out_blk[131] <= inr[186];
133 out_blk[132] <= inr[11];
134 out_blk[133] <= inr[27];
135 out_blk[134] <= inr[43];
136 out_blk[135] <= inr[59];
137 out_blk[136] <= inr[75];
138 out_blk[137] <= inr[91];
139 out_blk[138] <= inr[107];
140 out_blk[139] <= inr[123];
141 out_blk[140] <= inr[139];
142 out_blk[141] <= inr[155];
143 out_blk[142] <= inr[171];
144 out_blk[143] <= inr[187];
145 out_blk[144] <= inr[12];
146 out_blk[145] <= inr[28];
147 out_blk[146] <= inr[44];
148 out_blk[147] <= inr[60];
149 out_blk[148] <= inr[76];
150 out_blk[149] <= inr[92];
151 out_blk[150] <= inr[108];
152 out_blk[151] <= inr[124];
153 out_blk[152] <= inr[140];
154 out_blk[153] <= inr[156];
155 out_blk[154] <= inr[172];
156 out_blk[155] <= inr[188];
157 out_blk[156] <= inr[13];
158 out_blk[157] <= inr[29];
159 out_blk[158] <= inr[45];
160 out_blk[159] <= inr[61];
161 out_blk[160] <= inr[77];
162 out_blk[161] <= inr[93];
163 out_blk[162] <= inr[109];
164 out_blk[163] <= inr[125];
165 out_blk[164] <= inr[141];
166 out_blk[165] <= inr[157];
167 out_blk[166] <= inr[173];
168 out_blk[167] <= inr[189];
169 out_blk[168] <= inr[14];
170 out_blk[169] <= inr[30];
171 out_blk[170] <= inr[46];
172 out_blk[171] <= inr[62];
173 out_blk[172] <= inr[78];
174 out_blk[173] <= inr[94];

```

```

175 out_blk[174] <= inr[110];
176 out_blk[175] <= inr[126];
177 out_blk[176] <= inr[142];
178 out_blk[177] <= inr[158];
179 out_blk[178] <= inr[174];
180 out_blk[179] <= inr[190];
181 out_blk[180] <= inr[15];
182 out_blk[181] <= inr[31];
183 out_blk[182] <= inr[47];
184 out_blk[183] <= inr[63];
185 out_blk[184] <= inr[79];
186 out_blk[185] <= inr[95];
187 out_blk[186] <= inr[111];
188 out_blk[187] <= inr[127];
189 out_blk[188] <= inr[143];
190 out_blk[189] <= inr[159];
191 out_blk[190] <= inr[175];
192 out_blk[191] <= inr[191];

```

A.2 Testbenches

```

../t/vect/1.v

1 'include "common_widths.v"
2
3 module vect();
4 /* Page 633
5  * Modulation mode: QPSK, rate 3/4, Symbol Number within burst: 1,
6  *   UIUC: 7,
7  * BSID: 1, Frame Number 1 (decimal values)
8  */
9 parameter uiuc = 7;
10 parameter bsid = 1;
11 parameter frame_num = 1;
12
13 parameter input_data_sz = 560;
14 reg [0:input_data_sz-1] input_data = { '
15     h45_29_C4_79_AD_0F_55_28_AD_87_B5_76_1A_9C_80 ,
16     'h50_45_1B_9F_D9_2A_88_95_EB_AE_B5 , '
17     h2E_03_4F_09_14_69_58_0A_5D };
18
19 reg [0:input_data_sz-1] randomized_data = { '
20     hD4_BA_A1_12_F2_74_96_30_27_D4_88_9C_96_E3_A9 ,
21     'h52_B3_15_AB_FD_92_53_07_32_C0_62 , '
22     h48_F0_19_22_E0_91_62_1A_C1 };
23
24 parameter rs_data_sz = input_data_sz + 8 * 5;
25 reg [0:rs_data_sz-1] rs_encoded_data = { '
26     h49_31_40_BF_D4_BA_A1_12_F2_74_96_30_27_D4_88 ,
27     'h9C_96_E3_A9_52_B3_15_AB_FD_92_53 , '
28     h07_32_C0_62_48_F0_19_22_E0_91_62_1A_C1_00 };
29
30 parameter cc_data_sz = 3 * rs_data_sz / 4; // rs_data_sz + 8*8;

```

```

26 reg [0:cc_data_sz-1] cc_encoded_data = { '
    h3A_5E_E7_AE_49_9E_6F_1C_6F_C1_28_BC_BD_AB_57,
27     'hCD_BC_CD_E3_A7_92_CA_92_C2_4D_BC, '
        h8D_78_32_FB_BF_DF_23_ED_8A_94_16_27_A5_65,
28     'hCF_7D_16_7A_45_B8_09_CC };
29
30 reg [0:cc_data_sz-1] inteinterleaved_data = { '
    h77_FA_4F_17_4E_3E_E6_70_E8_CD_3F_76_90_C4_2C,
31     'hDB_F9_B7_FB_43_6C_F1_9A_BD_ED_0A, '
        h1C_D8_1B_EC_9B_30_15_BA_DA_31_F5_50_49_7D,
32     'h56_ED_B4_88_CC_72_FC_5C };
33
34
35 /*
36 Subcarrier mapping (frequency offset index: I value Q value)
37 -100: 1 -1, -99: -1 -1, -98: 1 -1, -97: -1 -1, -96: -1 -1, -95: -1
    -1, -94: -1 1, -93: -1 1, -92: 1 -1, -91: 1
38 1, -90: -1 -1, -89: -1 -1, -88:pilot= 1 0, -87: 1 1, -86: 1 -1,
    -85: 1 -1, -84: -1 -1, -83: 1 -1, -82: 1 1, -81:
39 -1 -1, -80: -1 1, -79: 1 1, -78: -1 -1, -77: -1 -1, -76: -1 1, -75:
    -1 -1, -74: -1 1, -73: 1 -1, -72: -1 1, -71:
40 1 -1, -70: -1 -1, -69: 1 1, -68: 1 1, -67: -1 -1, -66: -1 1, -65:
    -1 1, -64: 1 1, -63:pilot=-1 0, -62: -1 -1,
41 -61: 1 1, -60: -1 -1, -59: 1 -1, -58: 1 1, -57: -1 -1, -56: -1 -1,
    -55: -1 -1, -54: 1 -1, -53: -1 -1, -52: 1 -1,
42 -51: -1 1, -50: -1 1, -49: 1 -1, -48: 1 1, -47: 1 1, -46: -1 -1,
    -45: 1 1, -44: 1 -1, -43: 1 1, -42: 1 1,
43 -41: -1 1, -40: -1 -1, -39: 1 1, -38:pilot= 1 0, -37: -1 -1, -36: 1
    -1, -35: -1 1, -34: -1 -1, -33: -1 -1,
44 -32: -1 -1, -31: -1 1, -30: 1 -1, -29: -1 1, -28: -1 -1, -27: 1 -1,
    -26: -1 -1, -25: -1 -1, -24: -1 -1,
45 -23: -1 1, -22: -1 -1, -21: 1 -1, -20: 1 1, -19: 1 1, -18: -1 -1,
    -17: 1 -1, -16: -1 1, -15: -1 -1, -14: 1 1,
46 -13:pilot=-1 0, -12: -1 -1, -11: -1 -1, -10: 1 1, -9: 1 -1, -8: -1
    1, -7: 1 -1, -6: -1 1, -5: -1 1, -4: -1 1,
47 -3: -1 -1, -2: -1 -1, -1: 1 -1, 0: 0 0, 1: -1 -1, 2: -1 1, 3: -1
    -1, 4: 1 -1, 5: 1 1, 6: 1 1, 7: -1 1, 8: -1 1, 9:
48 1 1, 10: 1 -1, 11: -1 -1, 12: 1 1, 13:pilot= 1 0, 14: -1 -1, 15: 1
    -1, 16: -1 1, 17: 1 1, 18: 1 1, 19: 1 -1,
49 20: -1 1, 21: -1 -1, 22: -1 -1, 23: -1 1, 24: -1 -1, 25: 1 1, 26:
    -1 1, 27: 1 -1, 28: -1 1, 29: -1 -1, 30: 1 1,
50 31: -1 -1, 32: 1 1, 33: 1 1, 34: 1 1, 35: 1 -1, 36: 1 -1, 37: 1 -1,
    38:pilot= 1 0, 39: -1 1, 40: -1 -1, 41: -1
51 1, 42: -1 1, 43: -1 -1, 44: 1 -1, 45: -1 1, 46: -1 1, 47: 1 1, 48:
    -1 -1, 49: 1 1, 50: 1 -1, 51: -1 -1, 52: -1
52 -1, 53: 1 -1, 54: 1 -1, 55: 1 -1, 56: 1 -1, 57: 1 1, 58: 1 1, 59: 1
    -1, 60: 1 1, 61: -1 1, 62: 1 -1, 63:pilot=
53 1 0, 64: 1 -1, 65: -1 -1, 66: -1 -1, 67: 1 -1, 68: 1 -1, 69: 1 -1,
    70: 1 -1, 71: -1 1, 72: -1 -1, 73: -1 1, 74:
54 -1 -1, 75: 1 -1, 76: -1 1, 77: -1 -1, 78: 1 -1, 79: 1 1, 80: -1 1,
    81: 1 1, 82: -1 1, 83: 1 1, 84: -1 -1, 85: 1
55 1, 86: -1 -1, 87: 1 1, 88:pilot= 1 0, 89: 1 -1, 90: -1 -1, 91: 1 1,
    92: -1 1, 93: -1 -1, 94: -1 -1, 95: -1 -1,
56 96: 1 1, 97: 1 -1, 98: 1 -1, 99: -1 -1, 100: 1 1
57 */
58
59 endmodule

```

../t/vect/2.v

```
1 'include "common_widths.v"
2
3 module vect();
4
5 /*
6  * Modulation mode: QPSK, rate 3/4, Symbol Numbers within burst:
7  *   1-5,
8  * UIUC: 7, BSID: 1, Frame Number: 1, subchannel index: 0b00001 (
9  *   decimal values)
10 */
11 parameter uiuc = 7;
12 parameter bsid = 1;
13 parameter frame_num = 1;
14 parameter subchannel_index = 'b00001;
15 parameter input_data_sz = 80;
16
17 reg [0:input_data_sz-1] input_data =
18     h45_29_C4_79_AD_0F_55_28_AD_87;
19
20 /* NOTEThe last hex value represents 2 bits only. */
21 reg [0:input_data_sz-1] randomized_data =
22     hD4_BA_A1_12_F2_74_96_30_27_D4;
23 //reg [159:0] randomized_data =
24 //    hD4_BA_A1_12_F2_74_96_30_27_D4_00_00;
25
26 /* Convolutionally encoded data (Hex) */
27 parameter cc_data_sz = input_data_sz + 5 * 8;
28 reg [0:cc_data_sz-1] convolution_encoded_data =
29     hEE_C6_A1_CB_7E_04_73_6C_BC_61_95_D3_B7_DF_00;
30
31 /* Interleaved data (Hex) */
32 reg [0:cc_data_sz-1] interleaved_data =
33     hBC_EC_A1_F4_8A_3A_7A_4F_78_39_53_87_DF_2A_A2;
34
35 /*
36  * Subcarrier mapping (frequency offset index: I value Q value)
37  * 1st data symbol:
38  * -100: -1 1, -99: -1 -1, -98: -1 -1, -37: 1 1, -36: -1 -1, -35: -1
39  *   1, 1: -1 -1, 2: 1 1, 3: -1 1, 64: -1 1,
40  * 65: 1 1, 66: 1 -1
41  * 2nd data symbol:
42  * -100: -1 -1, -99: -1 -1, -98: 1 -1, -37: 1 1, -36: -1 1, -35: 1 1,
43  *   1: -1 1, 2: -1 1, 3: 1 1, 64: -1 -1, 65:
44  *   -1 1, 66: -1 1
45  * 3rd data symbol:
46  * -100: 1 -1, -99: -1 -1, -98: -1 1, -37: -1 1, -36: 1 -1, -35: 1 1,
47  *   1: -1 -1, 2: -1 -1, 3: 1 -1, 64: -1 -1,
48  * 65: -1 1, 66: 1 1
49  * 4th data symbol:
50  * -100: 1 1, -99: -1 -1, -98: -1 1, -37: 1 -1, -36: 1 -1, -35: 1 -1,
51  *   1: 1 1, 2: -1 -1, 3: -1 1, 64: 1 1, 65:
52  *   1 -1, 66: -1 -1
53  * 5th data symbol:
54  * -100: -1 -1, -99: 1 -1, -98: -1 -1, -37: -1 -1, -36: 1 1, -35: -1
55  *   1, 1: -1 1, 2: -1 1, 3: -1 1, 64: -1 1,
```

```

45 | 65: 1 1, 66: -1 1
46 | Note that the above QPSK values are to be normalized with a factor
   | 1 2 as indicated in Figure 205.
47 | */
48 |
49 | endmodule

```

../t/t_rand.v

```

1 | 'include "rand.v"
2 | 'include "t/vect/2.v"
3 |
4 | module rand_test();
5 |
6 |     localparam w = 8;
7 |
8 |     reg reset, clk, in_valid, reload;
9 |     reg [w-1:0] in_bits;
10 |    wire [w-1:0] out_bits;
11 |    wire out_valid;
12 |
13 |    reg [14:0] rand_iv;
14 |
15 |    reg odata[0:vect.input_data_sz-1];
16 |
17 |    rand_parm #(w) x1(
18 |        reset, clk,
19 |        in_bits,
20 |        in_valid,
21 |        out_bits,
22 |        out_valid,
23 |        rand_iv,
24 |        reload);
25 |
26 |    task set_vect;
27 |        input [14:0] new_iv;
28 |
29 |        /* insert new_iv into randomizer */
30 |        begin
31 |            clk = 1;
32 |            #1
33 |            reload = 1;
34 |            rand_iv = new_iv;
35 |            clk = 0;
36 |            #1
37 |            clk = 1;
38 |            #1
39 |            rand_iv = 0;
40 |            reload = 0;
41 |        end
42 |    endtask
43 |
44 |    'include "func/gen_rand_iv.v"
45 |
46 |    integer i, o;
47 |    initial begin
48 |        $dumpfile("randomizer.lxt");

```

```

49      $dumpvars();
50
51      clk = 0;
52      reset = 0;
53      in_bits = 0;
54      in_valid = 0;
55      reload = 0;
56      rand_iv = 0;
57
58      #1
59      reset = 1;
60      #1
61
62      reset = 0;
63
64      /* device is now reset, iv = 0 */
65      set_vect(gen_rand_iv(vect.bsid, vect.uiuc,
66                          vect.frame_num));
67
68      #1
69      clk = 1;
70      #1
71
72      o = 0;
73
74      $display("iv: %b", x1.vect);
75      for (i = 0; i < vect.input_data_sz; i = i + w)
76          begin
77              in_valid = 1;
78              in_bits = vect.input_data[i +: w];
79              clk = 0;
80              #1;
81              clk = 1;
82
83              /* read on the rising edge */
84
85              if (out_valid) begin
86                  //odata[o +: w] = out_bits;
87                  $display("r: %b => %b %b %b", vect.
88                          input_data[o +: w], out_bits,
89                          vect.randomized_data[o +: w],
90                          x1.vect);
91                  o = o + w;
92              end else begin
93                  $display(" skip");
94              end
95              #1;
96          end
97
98      while (o < vect.input_data_sz) begin
99          in_valid = 0;
100          clk = 0;
101          #1;
102          if (out_valid) begin
103              //odata[o +: w] = out_bits;

```



```

101         $display("r: %b => %b %b %b", vect.
                input_data[o +: w], out_bits,
                vect.randomized_data[o +: w],
                x1.vect);
102         o = o + w;
103     end
104     clk = 1;
105     #1;
106     end
107     end
108     endmodule
109

```

../t/t_cc.v

```

1  'include "t/vect/1.v"
2  'include "fec.v"
3
4  module test();
5
6      integer w = 1;
7      integer o_w = 2;
8      reg reset, clk, valid_in, cur_in;
9      wire [o_w-1:0] z;
10     wire valid_out;
11
12
13
14     cc_base x1(reset, clk, valid_in, cur_in, z, valid_out);
15
16     integer i, o;
17     initial begin
18         $dumpfile("cc.txt");
19         $dumpvars();
20
21
22         clk = 0;
23         reset = 0;
24         cur_in = 0;
25         valid_in = 0;
26
27         #1
28         reset = 1;
29         #1
30
31         reset = 0;
32
33         #1
34         clk = 1;
35         #1
36
37         //$display("iv: %b", x1.vect);
38         for (i = 0; i < vect.rs_data_size; i = i + w) begin
39             in_valid = 1;
40             in_bits = vect.rs_encoded_data[i +: w];
41             clk = 0;
42             #1;

```

```

43         clk = 1;
44
45         /* read on the rising edge */
46
47         if (out_valid) begin
48             $display("r: %b=>%b: %b", vect.
                     rs_encoded_data[o +: o_w], z,
                     vect.cc_encoded_data[o +: o_w])
                     ;
49             o = o + o_w;
50         end else begin
51             $display("skip");
52         end
53         #1;
54
55     end
56
57     while (o < vect.rs_data_sz) begin
58         in_valid = 0;
59         clk = 0;
60         #1;
61         if (out_valid) begin
62             $display("r: %b=>%b: %b", vect.
                     rs_encoded_data[o +: o_w], z,
                     vect.cc_encoded_data[o +: o_w])
                     ;
63             o = o + o_w;
64         end
65         clk = 1;
66         #1;
67     end
68
69     end
70
71     end
72
73 endmodule

```

References

- [1] IEEE Std 802.16-2009, *IEEE Standard for Local and Metropolitan Area Networks — Part16: Air Interface for Broadband Wireless Access Systems*. New York, NY, USA, May 2009.