14:332:438 - Capstone Design, Digital Systems

802.16-2009 OFDM PHY - Digital Realm Transmitter Implementation

Cody Schafer

Submitted in partial fulfillment of the requirements for the Bachelor of Science Degree

 $May\ 8,\ 2012$

Electrical and Computer Engineering Dept.
School of Engineering
Rutgers University

Contents

1	Project Overview	2									
	1.1 End Market Expectations	. 2									
	1.2 Degree of standards compliance and scope limitations	. 2									
2	OFDM Parameters										
	2.1 Primitive Parameters	. 3									
	2.2 Derived Parameters	. 3									
3	External Interface to the PHY Transmitter	3									
4	Internal Interfaces	5									
5	Implemented Modules	7									
	5.1 Randomizer										
	5.2 Forward Error Correction										
	5.2.1 Notes on delay										
	5.3 FEC to Interleaver buffer										
	5.4 Interleaver										
	5.4.1 Testing and Verification										
	5.4.2 Implementation Notes	. 11									
6	Planned Modules	12									
	6.1 Constellation Mapping										
	6.2 Pilot Sub-carrier Insertion										
	6.3 Sub-carrier to IFFT Buffer										
	6.4 IFFT										
	6.5 Cyclic Prefix	. 14									
	6.6 Frame Handler										
	6.7 Burst Handler	. 15									
7	, , , , , , , , , , , , , , , , , , , ,	17									
	7.1 Product Dangers										
	7.2 Health Hazards										
	7.3 Environmental Hazards	. 17									
8	Conclusion	17									
\mathbf{A}	Code Listings	19									
	A.1 Interleaving										
	A 2 Toothonchos	43									

1 Project Overview

We are developing a minimal 802.16-2009 OFDM Transmitter PHY. This PHY supports only QPSK-1/2 modulation-convolution rate. Additionally, any components not relevant to unlicensed bands are omitted. All optional items are omitted.

This PHY requires the cooperation of a MAC layer implementation which is compliant with the 802.16-2009 standard in order for the compliance expectations (subsection 1.2) to be met.

1.1 End Market Expectations

Currently IEEE 802.16, also known as "WiMAX", has seen little deployment in the United States and western Europe while being moderately deployed in Asian nations and Eastern European markets. To be useful in western areas, WiMAX has to effectively compete with both consumer owned Wifi hot-spots and the various cell phone networks. Given the impressively low cost of both cellular and Wifi (802.11) systems combined




Figure 1: Overall Transmitter Interface

with the expectation that they work well in mobile devices, this physical layer (PHY) targets both simplicity (to reduce cost) and reduced power consumption.

1.2 Degree of standards compliance and scope limitations

The 802.16 standard specifies multiple layers of a WiMAX device, including a "Service-specific convergence sublayer" [1, section 5], a MAC sublayer [1, section 6], a Security sublayer [1, section 7], and the Physical layer [1, section 8].

The PHY, while being described within section 8 of the 802.16-2009 document, is additionally subject to certain constraints and requirements stipulated within the other sections. These sections where only utilized to the extent to which they apply to design of the PHY component.

Applicable sections of [1].

- Section 8.3 OFDM description
- Section 8.3.3.4.1 Data Modulation: implementation is not compliant with this section, only QPSK modulation is supported.
- 8.3.3.4.3 Rate ID encodings: not compliant with this section, only the QPSK-1/2 rate ID is supported.
- 8.3.5.1.1 DL subchannelization: Rate ID

2 OFDM Parameters

2.1 Primitive Parameters

BW: This is the nominal channel bandwidth.

 N_{used} : Number of used subcarriers.

 \mathbf{n} : Sampling factor. This parameter, in conjunction with BW and N_{used} determines the subcarrier spacing, and the useful symbol time.

G: This is the ratio of CP time to "useful" time.

2.2 Derived Parameters

 N_{FFT} : Smallest power of two greater than N_{used}

Sampling Frequency : $F_s = floor(n \cdot BW/8000) \times 8000$

Subcarrier spacing : $\Delta f = Fs/N_{FFT}$

Useful symbol time : $T_b = 1/\Delta f$

CP Time: $T_g = G \cdot T_b$

OFDM Symbol Time : $T_s = T_b + T_a$

Sampling time : T_b/N_{FFT}

3 External Interface to the PHY Transmitter

The MAC interfaces with the PHY module by sending frames (with the appropriate headers and padding included) as a stream of bits. These bits are clocked via the mac_clk_in line, and must only be sent when the mac_sending_frame line is high. The state of the mac_sending_frame line must be low when not sending a frame, and must be lowered and raised between frames that would otherwise be abutting. The frequency of mac_clk_in must be less than or equal to half of the phy_clock.

The **phy_ready** line is a signal to the mac that it is ready for a new frame to be inputted, and should not be ignored.

The structure of individual frames detailed in section 8.3.5 of IEEE 802.16-2009. Each frame contains a header, up to 4 DL sub-frames (each with their own structure also defined in IEEE802.16-2009 section 8.3.5) and some number of UL sub-frames. Note that due to fixing certain implementation parameters, some fields are constrained further than mentioned within the standard.

Frame Header - Rate_ID is fixed at '1' indicating CPS modulation with a code rate of $\frac{1}{2}$.

Name	Width	Direction	Description
phy_out_I	16	О	The real component of the output,
			clocked by phy_out_clk
${\tt phy_out_Q}$	16	О	Imaginary component of the output,
			clocked by phy_out_clk
phy_out_clk	1	О	Clocks out the I and Q values produced
			by the PHY.
$\mathtt{phy_in_bits}$	1	I	Input bitstream from a MAC device.
$\mathtt{phy_in_clk}$	1	I	Clock at which the input bitstream
			phy_in_bits should be sampled.
phy_in_frame	1	I	Set low while the current set of bits is
			from the same frame. Must be set high
			for one clock cycle between frames.
bsid	4	I	The lower four bits of the BSID, a
			unique identifier.
bw	3	I	Channel bandwidth. See Table 2.

Table 1: External Interface to the PHY transmitter.

bw[3]	Bandwidth in MHz
0	1.25
1	1.5
2	1.75
3	2.0
4	2.75
5 - 7	Undefined

Table 2: Meanings of BW values.




Figure 2: Basic flow of data through the transmitter

4 Internal Interfaces

This section covers the interfaces for internal structures within the PHY transmitter which are not exposed for use by the MAC or any other interfacing hardware.

Table 3 shows some of the common signals for the internal interfaces. Figure 2 shows the basic flow of information through the internal modules of the transmitter. Issues regarding timing, data path widths, buffering, and some minor data stream modifications are omitted.

Each block of the transmitter connected via direct wiring (without a buffer) is given the same clock. Each block reads its inputs on alternating clock edges such that two adjacent units read and write on different edges. This is done so that outputted data does not change while being read.




Figure 3: More detailed diagram of the transmitter

Name	Ac-	Meaning
	tive	
	Level	
*_valid	high	Indicate the source outputting the signal is also
		outputting data (clocked via the phy_clock) which
		should be processed by the next item in the chain.
$*_{ t bits}$	high	A serial stream of bits clocked by phy_clock. Only valid
		when the corresponding *_valid line is also active.
$*_{ t flag}$	high	Set active for a single clock cycle before becoming
		inactive again.

Table 3: Common signals used internally

5 Implemented Modules

5.1 Randomizer

Estimated gates 1000

Estimated data bitstream delay 8 clock cycles for a bit to be processed, could be cut to zero by bypassing.

The randomizer operates as a shift register with an initial value determined by the PDU (packet data unit, one half of a frame) header and whether it is a UL (uplink) or DL (downlink) PDU.

Internally, the randomizer is implemented as a shift register with a single feedback. Table 4 describes the inputs and outputs of the randomizer. Figure 4 shows the block representation of the randomizer.




Figure 4: randomizer block diagram

5.2 Forward Error Correction

Estimated gates 2000

Estimated data bitstream delay Slightly more than $fracN_{cbps}2 + 8$

This is a Reed-Solomon and convolution coding combination which is applied per frame. Within the standard, different RS (Reed-Solomon) codes and CC (convolution code) rates are used for varying modulation types. As we have fixed the modulation and code rate to QPSK-1/2, one two of the RS code and CC rate pairs are needed, as indicated in the Table 5.

Name	Width	Direction	Description	
reset	1	I	Resets all internal state immediately. The	
			internal register is loaded from iv. Active	
			low.	
clk	1	I	Clock.	
${\tt in_bits}$	1	I	Uncoded input bitstream to the random-	
			izer (this is the first step in the encoding	
			process).	
in_valid	1	I	Indicates the input bitstream in_bits is	
			valid and should be read.	
${\tt out_bits}$	1	О	Output bitstream.	
$\mathtt{out_valid}$	1	О	Indicates the output bitstream is valid.	
iv	15	I	Initialization data for the internal register.	
reload	1	I	Indicates the internal register should be	
			loaded with iv.	

Table 4: Randomizer interface definition.

	Uncoded	Coded	Overall	RS code	CC code
Modulation	block size	block size	coding		rate
	(bytes)	(bytes)	rate		
QPSK	24	48	1/2	(32,24,4)	2/3

Table 5: Forward Error correction rates

See Table 6 for a listing of the inputs and outputs.

5.2.1 Notes on delay

Both the Reed-Solomon and convolution encoding append additional bits to the bitstream. The convolution encoder emits at most 2 bits for every one bit of input (the 1/2 rate, used with BPSK). The Reed-Solomon encoder appends the residue of its operation to the tail of the bitstream. As it operates of GF(8), 8 bits will be appended. Additionally, between the RS and CC additional bits are appended to such that the bitstream is kept at a multiple of N_{cbps} bytes.

5.3 FEC to Interleaver buffer

Estimated gates 1000

Estimated data bitstream delay None, all delay is included in the calculation for the Interleaver itself.

Table 7 describes the inputs and outputs of this logic block. Transitions the data pipline from a sequence of bits to a sequence of blocks.

Name	Width	Direction	Description
reset	1	I	Active low, resets logic block to initial
			state.
clk	1	I	Clocking.
in_bits	1	I	Input bitstream, processed by random-
			izer.
in_valid	in_valid		Indicates the input bitstream in_bits
			should be read.
${\tt out_bits}$			Output bitstream, has FEC applied. Will
			be longer than input bitstream.
$\mathtt{out_valid}$	1	О	Indicates the output bitstream is valid
			(the data on it should be read and pro-
			cessed)
$\mathtt{rate_id}$	3	I	The type of modulation used. See Ta-
			ble 15 for possible values.

Table 6: FEC interface description

Name	Width	Direction	Description
reset	1	I	Active low reset.
clk	1	I	Clock.
fec_out_bits	1	I	The bitstream outputed by the forward error correction unit.
fec_out_valid	1	I	Indicates the bitstream fec_out_bits is valid and should be buffered.
block	768	О	A block of buffered data. (768 bits = 96 bytes).
$block_valid$	1	О	Indicates the data block block is valid and should be processed.
advance	1	I	Asserted by the consumer to indicate that the current data block has been processed completely and a new data block is required.

Table 7: FEC output buffer description

Width	Direction	Description
1	I	resets the device state.
1	I	clocking.
384	I	Block of input data.
1	I	Indicates a block of input data on
		in_blk is valid and should be pro-
		cessed.
3	I	The modulation type. Possible values
		can be found in Table 15.
3	I	Indicates whether the number of sub-
		channels is 1, 2, 4, 8, or 16. These are
		paired with values 0, 1, 2, 3, and 4, re-
		spectively. The result of other values
		is undefined. This input allows deter-
		mination on how many bits in in_blk
		should be processed.
384	О	Interleaved block which is then out-
		putted.
1	О	When high, indicates that out_blk
		contains valid data which should be
		processed by the next item in the
		pipeline.
	1 1 384 1 3 3	1 I I I I I I I I I I I I I I I I I I I

Table 8: Interleaver I/O description

5.4 Interleaver

Estimated gates 2000

Estimated data bitstream delay About 392 clocks.

All encoded data bits will be interleaved by this block interleaver. The block size is defined by the number of coded bits per allocated subchannels per OFDM symbol (N_{cbps}) . N_{cbps} is determined by a combination of the number of subchannels and the modulation used, see Table 9 for a listing of possible values.

BPSK 192 96 48 24 12	
DI DI 132 30 40 24 12	
QPSK 384 192 96 48 24	
16-QAM 768 384 192 96 48	
64-QAM 1152 576 288 144 72	

Table 9: Values of N_{cbps} . Note that other than the values listed for QPSK, none of these items are supported by this device.

Interleaving is a two step type operation. The first step ensures adjacent coded bits are mapped onto nonadjacent subcarriers and the second step ensures bits are mapped alternately onto less and more significant bits of the constellation. The second step is done to avoid long runs of lowly reliable bits.

The permutations are dependent on the number of coded bits per subcarrier (N_{cpc}) , which is defined by the type of modulation and the index of the coded bit before permutation (k).

For our implementation, as we are only using QPSK modulation, $N_{cpc} = 2$.

k: index of coded bit before first permutation

 m_k : index after first permutation

 j_k : index after second permutation First permutation equation:

$$m_k = (N_{chns}/12) * k_{mod12} + floor(k/12)$$

Second permutation equation:

$$s = ceil(N_{cpc}/2) \tag{2}$$

(1)

$$j_k = s * floor(m_k/s) + (m_k + N_{cbps} - floor(12 * m_k/N_{cbps}))_{mod(s)}$$
(3)

After the interleaving the first bit out of the interleaver would map to the MSB for the constellation mapping.

5.4.1 Testing and Verification

The Interleaver operation can be verified by inputting a known block of bits and observing the output. The standard document provides a few of these for our use.

The verilog code for this module was generated via a python script which directly implements the permutation equations (??). Additionally, a partial non-generated implementation was created, the equations for which are verified by the same script which generates interleaver code.

5.4.2 Implementation Notes

Due to the complexity of the permutation, code was written which generates the verilog implementation for all possible variations in N_{cpc} . In a further iteration of the transmitter, a multiplexer would be used to switch to the appropriate interleaver for each type of modulation. A partial implementation of this multiplexing was written.

The interleaving operation is such that bits much later in the bitstream a swapped with those much earlier in the bitstream. Due to this, the entire OFDM symbol (N_{cbps} bits) must be read into the module prior to a single 1 clock operation to swap the bytes as required. This leads to a rather high cost in delay for this module.

Name	Width	Direction	Description
reset	1	I	When low, the chip is reset. When
			high, normal operation.
clk	1	I	Clocks all synchronous operations.
in_bits	1	I	The input bitstream.
in_valid	1	I	Indicates that in_bits is valid and
			should be read.
\mathtt{out}_{Q}	16	О	output of Q's. Represents an analog
			value
$\mathtt{out}_{-}\mathtt{I}$	16	О	output of I's. Represents an analog
			value
$\mathtt{out_valid}$	1	О	Indicates both out_Q and out_I are
			valid and should be processed or
			buffered immediately.
subchan_data	6	I	Indicates the mapping of subchannels,
			see Table 16 for explanation of values.

Table 10: Constellation Mapping input output description

6 Planned Modules

6.1 Constellation Mapping

Estimated gates 4000

Estimated data bitstream delay N_{cpc} , the number of bits per constellation. 4 in the case of QPSK.

The Constellation mapping module takes our bitstream and converts it to a form for an analog radio transmitter. I is used to control the 'real' portion of the final output signal while Q controls the 'imaginary' component. By placing the Q and I as axis in a 2 dimensional grid, outputs of particular positions are taken to represent particular binary numbers. In BPSK, only 2 outputs are possible, thus the number of bits in the constellation (a particular set of positions on the 2 dimensional grid) is 2. For QPSK, the number of bits per constellation is 4. For this reason, the constellation mapper needs to wait for enough bits to accumulate before it can output See Table 10 for the description of inputs and outputs.

6.2 Pilot Sub-carrier Insertion

Estimated gates 1000

Estimated data bitstream delay 1 cycle, if implemented with a bitstream width equal to N_{cbps} .

Input is (I,Q) pair, output is (I,Q) pair with pilot subcarriers inserted at some points (fixed).

Name	Width	Direction	Description
reset	1	I	Resets the device state.
clk	1	I	Clocking.
in_blk	$200 \cdot 2 \cdot 16$	I	Input data from the Pilot Inser-
			tion.
in_blk_valid	1	I	When high, indicates that the in-
			put block is valid and should be
			processed.
${\tt out_blk}$	$200 \cdot 2 \cdot 16$	О	Output data to the IFFT. Width
			of numbers is 16 bits, processing
			both Q and I.
out_blk_valid	1	О	Indicates the output block
			out_blk is valid and should be
			imediately copied (it will be
			replaced by the next block on the
			next clock cycle).

Table 11: Sub-carrier to IFFT Buffer input/output description.

6.3 Sub-carrier to IFFT Buffer

Estimated gates 2000

Estimated data bitstream delay 1

Insertion into this buffer is ordered but will have random jumps around different UL & DL bursts.

Block Size = $blk_siz = 200$ (the total number of used subcarriers)

Buffers blk_size items each of which has width 2 bits. QPSK utilizes both I and Q, amplitude and phase, each with a granularity of 2. This means that each item (a pair of I & Q) has 4 possible values and thus 2 bits are needed for each.

6.4 IFFT

Estimated gates 10,000

Estimated data bitstream delay

The IFFT must process 256 complex numbers with a depth of 16 bits for each component (16 bits for the Real component and an another 16 bits for the imaginary).

See Table 12 for a description of the inputs and outputs.

Buffers blk_size items each of which has width 2 bits. QPSK utilizes both I and Q, amplitude and phase, each with a granularity of 2. This means that

Name	Width	Direction	Description
reset	1	I	Resets the device state.
clk	1	I	Clocking.
in_blk_valid	1	I	When high, indicates that the in-
			put block is valid and should be processed.
${\tt in_blk}$	$200 \cdot 2 \cdot 16$	I	Input data for the IFFT. Width
			of numbers is 16 bits, processing
			both Q and I.
$\mathtt{out_blk}$	$256 \cdot 2 \cdot 16$	О	Output data after IFFT is pre-
			formed. Width of numbers is 16
			bits, processing both Q and I.
out_blk_valid	1	О	Indicates the output block
			out_blk is valid and should be
			immediately copied (it will be
			replaced by the next block on the
			next clock cycle).

Table 12: IFFT input/output description.

each item (a pair of I & Q) has 4 possible values and thus 2 bits are needed for each.

The IFFT takes in 256-bit complex samples and outputs to the Cyclic Prefix.

6.5 Cyclic Prefix

Estimated gates 2000

Estimated data bitstream delay About 1050 clocks.

The Cyclic Prefix is used to act as protection from Intersymbol Interference by duplicating a certain number of symbols defined by the CP_rate .

The Cyclic Prefix appends to the front of the symbol a copy of the last $256/CP_{rate}$ (N_{IFFT}/CP_{rate}) bits. OFDM PHY should allow for four (4) rates as defined by 2 bits in the PHY Mode ID field.

It reads 256 2 bit items from the IFFT into 2 256 blocks of memory. On output, the appropriate number of bits are read from the end of memory by offset.

At a rate of 1/4, 64 bits would need to be read from the end and at a rate of 1/32, 8 bits would need to be read.

The sample size would then increase from 256 bits to anywhere between 264 to 320 bits.

For our implementation, we will set the CP rate at 1/16 which leads to a sample size of 272 bits.

Value of param_G	Ratio of CP time to "useful" time.
0b00	1/4
0b01	1/8
0b10	1/16
0b11	1/32

Table 13: Values of OFDM parameter G as presented on param_G

Name	Direction	Width	Description
param_G	I	2	The meanings of valid values are listed
			in Table 13. Indicates the fraction of
			CP time to "useful" time.
$\mathtt{cp_in_bits}$	I	1	Input bitstream.
cp_in_valid	I	1	Indicates the input bitstream
			cp_in_bits is valid.
${\tt cp_out_bits}$	О	1	Output bitstream.
cp_out_valid	О	1	Indicates the output bitstream
			cp_out_bits is valid.

Table 14: Cyclic Prefix Inputs and Outputs

This process would take about about 512 clocks to read in the data to fill memory and about 528 clocks to write out.

The total time would include clocks to set and check valid lines and would total to about 1050 clocks.

Table 14 lists the inputs and outputs to the cyclic prefix unit.

Appends the last Tg items of the previous frame to the start of the present frame. Reads 256 by 2 16 bit items from the IFFT, appending Tg items to the start of it. It also stores the last Tg items so that they may be appended to the next frame from the IFFT.

6.6 Frame Handler

Estimated gates 2000

Estimated bitstream delay 2 clock cycles for a bit to be processed

Is given a bitstream directly from the MAC device, expected to be able to clock in this bit stream at the rate defined by the MAC. Data and parsed configuration is sent to the Burst Handler (subsection 6.7) to be processed and outputed.

Inputs and outputs are listed in Table 17.

6.7 Burst Handler

Estimated gates 2000

$rate_id[3]$	Modulation RS-CC rate
0	BPSK-1/2
1	QPSK-1/2
2	QPSK-3/4
3	16-QAM-1/2
4	16-QAM-3/4
5	64-QAM-2/3
6	64 - QAM - 3/4
7	Reserved

Table 15: Possible values for ${\tt rate_id.}$ Note that All values but 1 (QPSK-1/2) are unsupported by this device.

Table 16: Possible values for subchan_data.

Name	Width	Direction	Description
clk	1	I	Clocks the logic block.
reset	1	I	Active low reset to initial state.
$frame_in_bits$	1	I	Input bitstream, clocked via
			frame_in_clk.
$frame_in_clk$	1	I	Positive edge indicates that data on
			frame_in_bits should be read.
$frame_in_valid$	1	I	Set high while the current series of
			bits is part of the same frame.
$burst_reset$	1	О	reset line to the burst handler (sub-
			section 6.7).
$burst_bits$	1	О	Bits to the burst handler.
$burst_valid$	1	О	indicates the bitstream burst_bits
			is valid and should be processed.
$frame_num$	4	О	The frame number parsed from the
			header structures.
iuc	4	О	The UIUC or DIUC field, parsed
			from the header stuctures. Only
			valid for the currently outputed
			burst.
subchan_data	6	О	See Table 17. Table 16 describes
			valid values. Per burst.
${\tt rate_id}$	3	О	See Table 15. Per burst.

Table 17: Frame Handler interface description

Estimated data bitstream delay 2 clock cycles for a bit to be processed, could be cut to zero by bypassing.

Bursts are composed of multiple OFDM symbols. OFDM symbols are composed of multiple sub-channels. Table 18 shows the burst interface inputs and outputs. Across a single burst initialization of the pipeline hardware will not change.

7 Health, Safety, and Environmental Issues

7.1 Product Dangers

Potential for heat, radiation, and distraction while operating equipment (depending on what type of end-user device this implementation is integrated into. As this is only a component of an arbitrary end user device, dangers caused or directly inferred from its use are limited.

7.2 Health Hazards

As a wireless transmitter, certain power outputs at particular frequencies could be dangerous for people to be in close proximity to. These power levels and transmission frequencies are not handled within this project, rather, they fall to the real of the analog transmitter portion.

7.3 Environmental Hazards

As a wireless device, any implementation utilizing this code will need to obtain FCC approval to ensure it properly uses the frequency "space" allocated to it. Notably, the WiMAX specification provides for both licensed and unlicensed frequency range use, meaning additional approval could be required from the owner of the particular band the device operates in.

8 Conclusion

This design failed to be completed. Reexamining the plan of design for this project reveals a few issues that made effective implementation difficult. Planning on a lack of delay communication between hardware modules creates a significant amount of planning difficulty. Every module's input and output speed must be able to be predetermined and buffers (which understand how to handle delays) added. This can result in the use of numerous overly large buffers due to worse case calculations being used to determine the buffer size. Additionally, this plan is made more difficult by multiple 802.16 frames being pushed through the same hardware one after the other. As the number of outputted bits (prior to conversion to wide Q and I signals) is larger than the number of inputted bits, a delay between frame inputs from outside the system or a buffer of infinite size

Name	Width	Direction	Description
reset	1	I	Imediately resets the burst han-
			dler. Active low.
clk	1	I	Clocking.
iuc	4	I	The UIUC or DIUC field (depend-
			ing on uplink or downlink state).
			Used by randomizer.
bsid	4	I	Used by randomizer.
$frame_num$	4	I	Used by randomizer.
burst_in_bits	1	I	Input bitstream.
burst_in_valid	1	I	Indicates the input bitstream
			burst_in_bits is valid.
${\tt rand_iv}$	15	О	The initialization for the random-
			izer's internal register.
$rand_reload$	1	О	Instructs the randomizer to reload
			it's internal register with a new
			one outputed on rand_iv.
burst_out_bits	1	О	Output bitstream. Sent to the
			randomizer for first portion of
			processing.
burst_out_valid	1	О	Indicates output is valid. Also at-
			tached to the randomizer.
subchan_data_in	6	I	See Table 17. Table 16 describes
			valid values.
subchan_data_out	6	О	Output pair of subchan_data_in,
			simple pass through.
subchan_ct	4	О	Indicates the number of subchan-
			nels in use. Calculated from
			subchan_data_in.
rate_id_in	3	I	See Table 15.
$rate_id_out$	3	О	Pass-through pair of rate_id_in.
	'	'	1

Table 18: Interface definition for the Burst Handler.




Figure 5: Proposed Bitstream Transfer Pattern

is required. Clearly, infinite flip-flops are not a possibility in any logic circuit, thus the system as a whole would need an understanding of when it was "ready" for more data.

Further along the same track, the current design does not allow for the use of internal modules for separate frames simultaneously. For example, the reed-Solomon encoder cannot be easily used for one frame while the convolution coder begins processing the next. One possible plan to allow this to be done simply is to have a signal between modules for when a frame begins or ends (rather than using a central piece of logic to manage this). Unfortunately, we need more than just knowledge of when the frame begins and ends to properly process it; a whole slew of metadata needs to be passed along while being timed properly with the motion of the bitstream through the system. Additionally this metadata would need to handle delays properly (as using solely buffering is unfeasible). From these requirements, the possibility of using a second bitstream to carry the metadata arises, as shown in Figure 5. Each module could stay as initially designed, but be wrapped in a controller which handles extraction of metadata from the bitstream as well as properly handling it's timing. It could be passed along ahead of the start of a frame such that when the actual data reaches a new module, the necessary metadata for processing it is already present. Of course, additional issues arise if the metadata bitstream can exceed the length of the shortest 802.16 frame: an additional delay would need to be inserted after a short frame to give time for the metadata to be transferred.

Using an FPGA for this is probably not economically viable or efficient. Power consumption would be much higher than could be achieved with a non-FPGA realization. Cost would also be an issue for any product with a non-inconsequential volume of production. As wireless devices are often mobile and battery powered, power consumption is a serious concern. Additionally, using this as portion of a larger FPGA design would not be feasible due to the high use of logic circuit resources by various components, primarily the (planned) IFFT.

A Code Listings

../param.v

```
'ifndef PARAM_V_
    'define PARAM_V_
2
3
    module p_rate_id();
              parameter w = 2;
              parameter BPSK = 0;
              parameter QPSK = 1;
              parameter QAM16 = 2;
9
10
              parameter QAM64 = 3;
    endmodule
12
    module p_cc_rate();
13
              parameter w = 2;
14
15
              parameter r_1_2 = 0;
16
17
              parameter r_3_4 = 1;
              parameter r_5_6 = 2;
18
    endmodule
19
20
    /{*}\ \textit{FIXME: this is just thrown together */}
21
     /* Mod 16 8 4 2 1

* BPSK 192 96 48 24 12

* QPSK 384 192 96 48 24

* 16-QAM 768 384 192 96 48
22
    /* Mod
23
24
25
     * 64-QAM 1152 576 288 144 72
26
27
    module p_subchan_id();
28
29
              parameter ct = 4;
              \mathbf{parameter} \ \mathbf{w} \ = \ 2;
30
31
    endmodule
32
    module p_subchan_ct();
33
              parameter ct = 5;
34
              parameter w = 3;
35
    endmodule
36
37
38
    'endif
```

../common_widths.v

```
'ifndef COMMON_WIDTHS.H.

'define COMMON_WIDTHS.H.

'define UIUC_SZ 4

'define BSID_SZ 4

'define FRAMEN_SZ 4

'define RATEID_SZ 5

'define SUBCHAN_IDX_SZ 5

'endif
```

../func/gen_rand_iv.v

```
function [14:0] gen_rand_iv;
2
             input [3:0] bsid;
3
             input [3:0] uiuc;
input [3:0] fnum;
4
5
6
             gen_rand_iv = {
                      fnum [0], fnum [1], fnum [2], fnum [3],
                       1'b1.
9
                       uiuc[0], uiuc[1], uiuc[2], uiuc[3],
10
                      2'b11,
12
                       bsid [0], bsid [1], bsid [2], bsid [3]
13
    endfunction
14
```

../rand.v

```
module randomizer (
            input reset, clk,
2
            input in_bits,
3
4
            input in_valid,
            output reg out_bits,
5
            output reg out_valid,
            input [14:0] rand_iv,
            input reload);
8
9
            reg [14:0] vect;
11
            reg nout;
            reg nvalid;
12
13
            /* XXX: EFFICIENCY: there should be a way to do this 8 bits
14
                 at a time,
             st as mentioned in "OFDM Baseband Transmitter
                 Implementation Compliant
             * IEEE Std 802.16d on FPGA" */
16
17
            always @ (posedge clk or posedge reset) begin
18
                    if (reset) begin
19
                             nout
                                    <= 0;
20
                             nvalid <= 0;
21
                             vect
                                    <= 0;
22
                    end else begin
23
                             if (reload) begin
24
                                      nvalid \le 0;
25
26
                                      \quad \text{nout} \quad <= \, 0 \,;
                                      vect
                                            <= rand_iv;
                             end else if (in_valid) begin
28
                                      nvalid \le 1;
29
                                      nout \leq in_bits \hat{\ } (vect[13] \hat{\ })
30
                                          vect [14]);
                                      31
                             end else begin
32
                                      nvalid \le 0;
33
                                      nout \leq 0;
34
```

```
vect
                                                      \leq vect;
35
36
                                   end
                        end
37
              \mathbf{end}
38
39
              always @ (negedge clk or posedge reset) begin
40
                         if (reset) begin
41
                                   out_valid <= 0;
42
43
                                   out_bits <= 0;
44
                        end else begin
                                   out_valid <= nvalid;
45
                                   out_bits <= nout;
46
                        end
47
48
              end
49
    endmodule
50
51
    /* Processes 8 (or some variation between 1 and 14 bits) at a time
    module rand_parm
53
              \#(parameter bits_pclk = 8)
54
              input reset, clk,
              input [bits_pclk -1:0] in_bits,
56
57
              input in_valid,
              \mathbf{output} \ \mathbf{reg} \ [\, \mathtt{bits\_pclk} - 1 \mathpunct{:} 0 \,] \ \mathtt{out\_bits} \;,
58
59
              output reg out_valid,
              input [14:0] rand_iv,
60
              input reload);
61
62
              \mathbf{reg} \ [14\!:\!0] \ \mathrm{vect}\,;
63
64
              reg [bits-pclk -1:0] nout;
              reg nvalid;
65
66
              always @ (posedge clk or posedge reset) begin
67
                         if (reset) begin
68
69
                                   nvalid \le 0;
                                   nout \leq 0;
70
71
                                   vect
                                           = 0;
                        end else begin
72
73
                                   if (reload) begin
                                             nvalid \le 0;
74
75
                                             nout \leq 0;
76
                                             vect
                                                    <= rand_iv;
                                   \mathbf{end} \ \mathbf{else} \ \mathbf{if} \ (\mathtt{in\_valid}) \ \mathbf{begin}
77
                                             nvalid \le 1;
78
                                             nout <= in_bits ^ (vect[13 -:
79
                                                  bits_pclk] ^ vect[14 -:
                                                  bits_pclk]);
                                                     \leq \{ \text{vect} [14 - \text{bits\_pclk}:0] ,
80
                                                        vect[13 -: bits_pclk]
81
                                                            vect[14 -: bits_pclk]
                                                             };
82
                                   end else begin
                                             nvalid \le 0;
83
84
                                             \quad \text{nout} \quad <= \ 0 \,;
                                             vect
                                                     \leq vect;
85
86
                                   end
```

```
end
87
88
              \mathbf{end}
89
              always @ (negedge clk or posedge reset) begin
90
                        if (reset) begin
91
                                 out_valid \le 0;
92
93
                                 out_bits <= 0;
                       end else begin
94
                                 out_valid <= nvalid;
95
                                 out\_bits \le nout;
96
                       end
97
              \mathbf{end}
98
99
    endmodule
100
```

../gf.v

```
1
     'ifdef NOT_DEF
2
     module aopm_unit(
3
                 input clk, reset,
5
                 output xs,
6
                 output and_out);
     endmodule
     module aopm
11
                 #(
12
                 \mathbf{parameter} \ \mathbf{m} = \ 8 \,,
                 \mathbf{parameter} \ \mathbf{x\_init} \ = \ \mathbf{0} \,,
14
                 ) (
                 input clk, reset,
16
17
                 \mathbf{input} \ b\,,\ c\,,
18
19
                 output a
                 );
20
21
22
23
     endmodule
24
25
     /* 2^8 gfa mult for <math>p(x) = x^8 + x^4 + x^3 + x^2 + 1,
26
      * bit serial methodology */
27
     module gfa_mult
28
     \#(\mathbf{parameter} \ \mathbf{w} = 1) (
29
                 \begin{array}{ll} \textbf{input} & \texttt{reset} \ , \ \texttt{clk} \ , \\ \textbf{input} & [\texttt{w-1:0}] \ \texttt{bit\_in} \ , \end{array}
30
31
                 output [w-1:0] bit_out
32
33
     );
34
                 reg [w-1:0] b;
35
36
                 always @(posedge clk or posedge reset) begin
37
38
                              if (reset) begin
                                         b = \{w\{1'b0\}\};
39
40
                             end else begin
```

```
end
41
42
                end
43
                always @(negedge clk or posedge reset) begin
44
                            if (reset) begin
45
                            end else begin
46
47
                            end
                end
48
49
     endmodule
50
51
     'endif
52
53
     /* Design from: "An efficient reconfigurable multiplier
           architecture\\
     * for Galois field GF(2^m)" (Kistos et al.)
55
     * \ After \ m \ clock \ cycles \ the \ right \ multiplication \ result
56
     * is stored in the LFSR. */
57
     module \ gf\_mult
                #(
59
                parameter m=8, /* in GF(2\hat{\ m}) */
parameter a=0, /* one of the multiplicands */
60
61
                parameter p = 0 /* the primitive poly */
62
63
                 ) (
                input clk, reset,
64
65
                input \ b, /* the second multiplicand */
66
                output [m-1:0] c /* multiplied output */
67
68
                 );
69
70
                 reg b_cpy;
                reg [m-1:0] lfsr;
71
72
                \begin{array}{lll} \mbox{wire} & [m{-}1{:}0] & partial\_products = \{m\{b\_cpy\}\} \ \& \ a\,; \\ \mbox{wire} & [m{-}1{:}0] & feed\_back & = \{m\{lfsr\,[m{-}1]\}\} \ \& \ a\,; \\ \end{array}
73
                                                     = \{m\{lfsr[m-1]\}\} \& p;
74
                 wire [m-1:0] lfsr_next
75
                                                            = feed_back
                      partial\_products ^ \{lfsr[m-1:1], 0\};
                always @(posedge clk or posedge reset) if (reset) begin
77
                            b_cpy = 0;
78
79
                end else begin
                            b_{cpy} = b;
80
81
                end
82
                always @(negedge clk or posedge reset) if (reset) begin
83
                            lfsr = {m{1'b0}};
84
                end else begin
85
                            lfsr = lfsr_next;
86
                end
87
88
                 assign c = lfsr;
89
     endmodule
90
91
     'ifdef NOTDEF
92
     /* a controller for gf_-mult */
93
    \boldsymbol{module} \hspace{0.2cm} g \hspace{0.05cm} f \hspace{0.05cm} . \hspace{0.05cm} m \hspace{0.05cm} u \hspace{0.05cm} l \hspace{0.05cm} t \hspace{0.05cm} \_ \hspace{0.05cm} c \hspace{0.05cm} t \hspace{0.05cm} r \hspace{0.05cm} l
94
95
                #(
```

```
parameter m = 8;
96
97
             parameter a = 0;
             parameter p = 0;
98
             ) (
99
             input clk, reset,
100
             input i, i_valid,
102
             output [m-1:0] o, o_valid
104
             reg [\$clog2(m) - 1:0] ct;
106
107
             always @(posedge clk or posedge reset) if (reset) begin
108
109
                      ct = 0;
             end else begin
                      if (
111
112
             end
113
114
    endmodule
    'endif
```

../rs.v

```
'include "gf.v"
2
3
    module rs
                #(
6
                parameter w = 1,
                parameter m = 8,
 8
                \mathbf{parameter} \ \log m \ = \ /* \ \$ \operatorname{clog2}\left(m\right) \ */ \ 3 \,,
 9
                parameter T = 8,
                parameter log 2T = /* \$clog 2(2*T) */ 4,
11
                parameter p = 0/* the primitive polynomial */
12
                ) (
14
                input reset, clk,
15
16
                input in_bits ,
                input in_valid,
17
18
                output reg out_bits.
19
                output reg out_valid
20
21
                );
22
                local param \ g \, = \, \{
23
24
25
                 };
26
27
28
                reg [1:0] state;
29
                \label{eq:localparam} \mbox{ localparam } \mbox{ S_INIT = 0; } \mbox{ /* } \mbox{ shifting in the first 8 bits ,}
30
                                                   no valid output */
31
                {\bf localparam} \  \, {\rm S.IMED} \, = \, 1; \  \, /* \  \, in \  \, the \  \, middle \, , \  \, output \  \, continually \, \,
32
                        valid */
```

```
localparam S_SHCK = 2; /* shift out the check bits, no
33
                                       accepted */
34
            localparam S_{INVL} = 3; /* invalid and unused (only a place
35
                 holder) */
36
            wire [m-1:0] m_out [2*T-1:0];
37
                  [m-1:0] m_reg [2*T-1:0];
            reg
38
                  [m-1:0] x
                                  [2*T-1:0];
39
40
            wire vin = in_bits & in_valid;
41
            wire vclk = clk
                                  & in_valid;
42
43
            /* in_valid on posedge of current clock */
44
            reg was_valid;
45
46
47
            /* expected to overflow on exceeding m.
            * XXX: probably assumed to be 8 at some point, be careful
48
            reg [logm - 1:0] ct_8;
49
50
            /*\ expected\ to\ overflow\ upon\ exceeding\ 2T\ */
            reg [\log 2T - 1:0] ct_2T;
53
            /* the next x values. */
54
            wire [m-1:0] xn [2*T-2:0];
55
56
            generate
57
58
                     genvar i;
                     for (i = 0; i < 2*T; i = i + 1) begin : mutls
59
                              gf_{-mult} \#(.p(p), .a(g[i])) gm (reset, vclk,
60
                                   vin, m_out[i]);
61
62
                     63
64
                     end
65
66
            endgenerate
67
            always @(posedge clk or posedge reset) if (reset) begin :
68
                 pos_reset
                     integer i;
69
                     for (i = 0; i < 2*T; i = i + 1) begin
70
                              m_reg[i] = 0;
71
72
73
                     was_valid = 0;
74
            \mathbf{end} \ \mathbf{else} \ \mathbf{begin} \ : \ \mathtt{pos\_run}
75
                     integer i;
76
                     for (i = 0; i < 2*T; i = i + 1) begin
77
                              m\_reg\,[\;i\;]\;=\;m\_out\,[\;i\;]\;;
78
                     end
79
80
                     was_valid = in_valid;
81
            end
83
84
            /* FIXME: in state S_IMED, gaps in the input (the valid_in
```

```
l\,i\,n\,e
              * temporarily going low) are not allowed. Need to keep
                   track of
              * how far along in the block we are to allow gaps. */
86
             always @(negedge clk or posedge reset) if (reset) begin
87
                      out_bits = 0;
88
                      out_valid = 0;
                      state = S_INIT;
90
91
                      ct_-8 = 0;
                      ct_2T = 0;
92
             end else begin
93
94
                      if (state == SIMED) begin
95
                               /* FIXME: does not allow gaps in input, see
                                     above. */
                                if (~was_valid) begin
97
98
                                        state = S\_SHCK;
99
100
                                out_valid = 1;
                               {\tt out\_bits} \; = \; x \, [\, 0\, ] \, [\, m\!-\!1\, ];
102
                               x[0] = \{ x[0][m-2:0], 0 \};
                      end
                      if (state == S_SHCK) begin
105
                               ct_2T = ct_2T + 1;
106
107
                               out_valid = 1;
108
                               out_bits = x[0][m-1];
109
                               x[0] = \{ x[0][m-2:0], 0 \};
110
                                if (~ct_2T) begin : back_to_init
112
                                        integer i;
113
                                         state = S_INIT;
114
                                        out_valid = 0;
115
116
                                         for(i = 0; i < 2*T; i = i + 1)
117
                                             begin
118
                                                 x[i] = 0;
                                        end
119
                               end
120
                      end
121
122
                      if (was_valid || (state == S_SHCK)) begin
123
                                ct_-8 = ct_-8 + 1;
                                if (~ct_8) begin : shift_x
125
126
                                        integer i;
127
                                        /* the first 8 bits have been
                                             shifted in, advance
                                         * state */
129
                                         if (state = S_INIT) begin
130
                                                  state = S_IMED;
132
                                        end
                                         /* Needed as X is an array */
134
                                        for (i = 0; i < 2*T; i = i + 1)
135
                                             begin
```

```
x[i] = xn[i];
136
137
                                          end
                                 end
138
                       end
139
              end
140
141
142
    endmodule
143
144
     /* reed solomon encoding */
145
    module rs_a
146
              #(
147
              parameter w = 1
148
149
              ) (
              input reset, clk,
151
              input [w-1:0] in_bits,
              input in_valid,
154
              \mathbf{output} \ \mathbf{reg} \ [w{-}1{:}0] \ \mathbf{out\_bits} \ ,
              output reg out_valid
156
              );
158
159
              localparam T = 8;
              //localparam\ log_T = 3;
160
              localparam log_2T = 4;
161
162
              /* The Reed-Solomon encoding shall be derived from a
                  systematic RS (N
               * = 255, K = 239, T = 8) code using <math>GF(2^8),
165
               * Can be viewed as multiplication by the generator:
166
                  c = g * i
167
                  where c \ x = a \ valid \ code \ word \ (a \ poly)
168
                         g x = the generator polynomial
169
                          i \ x = the \ information \ poly.
170
171
172
                 Also: remainder from division:
173
174
              /{*}\ Field\ generator\ polynomial
175
               * p(x) = x^8 + x^4 + x^3 + x^2 + 1
176
177
178
              /* Code generator polynomial
179
              * y = lambda
180
               * g(x) = (x + y^0)(x + y^1)(x + y^2)...(x + y^2)(2T - 1), y
181
                     = 02HE
182
183
              /{*} \ \ Galios \ field \ \ operations:
184
               * addition: xor
185
186
               st multiplication: multiplication modulo the generator
                    polynomial
188
189
              reg in_data;
```

```
reg in_data_valid;
190
              /* when ~in_data_valid, the number of shifts out remaining
              reg start_T;
193
              reg [log_2T - 1:0] shift_ct;
194
195
              /* 2T flip flops each with width 'w' */
196
197
              reg [w-1:0] b [2*T-1:0];
198
              /* Outputs of the multipliers */
199
              wire [w-1:0] gm_out [2*T-1:0];
200
              reg [w-1:0] gm_in;
201
202
              generate
203
                       genvar i;
204
                       for (i = 0; i < 2*T; i = i + 1) begin : mult_gen
205
                                gfa_mult #(.w(w)) mult (reset, clk, gm_in,
206
                                     gm_out[i]);
                       end
207
              endgenerate
208
209
              always @(posedge clk or posedge reset) begin
210
                       if (reset) begin
211
                                in_data \le 0;
212
213
                                in_data_valid \le 0;
                                start_T \le 0;
214
215
                       end else begin
216
                                in_data <= in_bits;</pre>
217
                                if (in_data_valid && ~in_valid) begin
218
                                          in_data_valid <= in_valid;</pre>
219
                                          start_T \le 1;
220
                                end else begin
221
                                          in_data_valid <= in_valid;
223
                                          start_T \le 0;
                                end
224
225
                       end
              end
226
227
              always @(negedge \ clk \ or \ posedge \ reset) begin
228
                       if (reset) begin
229
230
                                out_bits <= 0;
                                out_valid <= 0;
231
232
                                gm_in \le 0;
233
234
235
                                \mathbf{begin} \; : \; \mathsf{reset\_ff}
                                          integer i;
236
                                          for (i = 0; i < 2*T; i = i + 1)
237
                                              begin
                                                   b[i] \le \{w\{1'b0\}\};
238
239
                                          end
                                end
240
241
                                shift_ct <= 0;
                       end else begin
242
243
```

```
if (start_T) begin
244
245
                                            shift_ct <= \{log_2T\{1'b1\}\} - 1;
246
                                            gm_in \ll 0;
247
                                            shift_ct <= shift_ct - 1;
248
                                            out_bits \le b[2*T-1];
249
                                            out_valid <= 1;
250
251
252
                                  end else if (in_data_valid) begin
                                            gm_in \ll in_data \cdot b[2*T-1];
253
254
                                            out_bits <= in_data;
255
                                            out_valid <= 1;
256
257
                                  end else if (shift_ct) begin
258
                                            gm_in \ll 0;
259
260
                                            shift_ct \le shift_ct - 1;
                                            out_bits \le b[2*T-1];
261
                                            out\_valid \le 1;
                                  end else begin
263
                                            gm_in \ll 0;
264
                                            out\_bits <= 0;
265
                                            out_valid \le 0;
266
267
                                  end
268
                                  \mathbf{begin} \; : \; \; \mathbf{shift\_ff}
269
                                            {\bf integer} \ {\bf i} \ ;
270
                                            for (i = 0; i < 2*T - 1; i = i + 1)
271
                                                  begin
                                                     b[i+1] = gm_out[i] \hat{b}[i];
272
273
                                            end
                                  end
274
                        end
275
              end
276
277
278
     endmodule
```

```
../cc.v
    'include "param.v"
2
3
       convolution code - this one is based on the Figure 202 of
        802.16 - 2009,
       labeled "1/2 rate". Seems to indicate 2 bit output per 1 bit
          input.
     */
6
    module cc_base(
             input reset, clk,
8
             input valid_in,
             input cur_in,
             \mathbf{output} \ \mathbf{reg} \ \left[\, 1:0 \,\right] \ z \;,
11
12
             output reg valid_out
13
14
             reg [5:0] state;
15
```

16

reg in_progress;

```
wire x, y;
17
18
                   \mathbf{assign} \ \ x = \ \mathrm{state} \left[ 0 \right] \ \hat{\ } \ \mathrm{state} \left[ 1 \right] \ \hat{\ } \ \mathrm{state} \left[ 2 \right] \ \hat{\ } \ \mathrm{state} \left[ 5 \right] \ \hat{\ }
19
                   \mathbf{assign} \ y = \, state \, [1] \ \hat{\ } \ state \, [2] \ \hat{\ } \ state \, [4] \ \hat{\ } \ state \, [5] \ \hat{\ }
20
                         cur_in;
                   /**
22
                   * This is a 1 bit width design which has similar concerns
23
                         as the 1 bit
                     reed solomon
24
25
                   */
26
                  always @ (posedge clk or posedge reset) begin
27
                                if (reset) begin
28
                                             state \leq 0;
29
30
                                             in_progress \ll 0;
                                end else begin
31
32
                                             if (valid_in) begin
                                                          in_progress <= 1;
33
34
                                                          /* shift */
35
                                                          \mathrm{state} \hspace{.05cm} [\hspace{.05cm} 5\hspace{.05cm} :\hspace{.05cm} 0\hspace{.05cm}] \hspace{.1cm} <\hspace{.1cm} = \hspace{.1cm} \left\{ \hspace{.1cm} \hspace{.1cm} \mathtt{state} \hspace{.05cm} [\hspace{.05cm} 4\hspace{.05cm} :\hspace{.05cm} 0\hspace{.05cm}] \hspace{.1cm}, \hspace{.1cm} \mathtt{cur} \hspace{.05cm} \mathtt{in} \right.
36
                                             end else if (in_progress) begin
37
                                                          /* TODO: flush out remaining data,
                                                                 set
                                                             in\_progress = 1 when all needed
39
                                                                 data has
                                                             escaped. Note that in_progress is
40
                                                                  used on
                                                          * the negedge, so it needs to be
41
                                                                 cleared after
                                                          *\ the\ data\ is\ shifted\ out\,,\ not\ just
42
                                                                  read in.
                                                          */
                                             end else begin
44
45
                                                          /* XXX: do we need anything here?
                                             end
46
                                end
47
                  end
48
49
                  always @ (negedge clk or posedge reset) begin
50
                                if (reset) begin
51
                                             z <= 0;
                                             valid_out <= 0;
53
54
                                end else begin
                                             if (in_progress) begin
55
56
                                                          z[0] <= x;
                                                          z[1] \le y;
57
                                                          valid_out <= 1;
58
59
                                             end
                                end
60
61
                  end
     endmodule
62
63
```

```
/* Buffers the output of cc_base into something the next stage in
64
         the\ pipeline
     * wants. Also handles the needed discards for the requested rate.
65
66
    module cc
67
             #(
68
69
             parameter w = 1,
             parameter in_width
70
71
             parameter out\_width = w,
             \mathbf{parameter} \hspace{0.2cm} \mathbf{ncbps}
                                    = 768,
72
                                    = ncbps / 2,
73
             parameter buf_sz
             parameter baddr_sz = $clog2(buf_sz),
74
             parameter cc_base_o_width = 2
75
76
             ) (
             input reset, clk,
77
             input [in\_width -1:0] cur\_in,
78
79
             input valid_in ,
             output reg [\text{out\_width} -1:0] z,
80
81
             output reg valid_out ,
82
             input [p_cc_rate.w-1:0] cc_rate
83
84
85
             /* cc_base connections */
 86
             wire [cc_base_o_width -1:0] base_out;
87
             wire base_valid_out;
89
             /* buffering/fifo */
90
             reg [buf_sz -1:0] dbuf;
91
                  [baddr_sz - 1:0] i_loc;
92
             reg
93
             reg [baddr_sz - 1:0] o_loc;
94
             /* "next", to be assigned to outputs on negedge. */
95
             reg [out\_width -1:0] nout;
96
             reg nvalid;
97
             cc_base cc(reset, clk, valid_in, cur_in, base_out,
99
                  base_valid_out);
100
             always @(posedge clk or posedge reset) begin
                      if (reset) begin
                               i loc \ll 0;
104
                               o\_loc \le 0;
                      end else begin
                               if (base_valid_out) begin
106
                                        dbuf[i_loc +: cc_base_o_width] <=
107
                                             base_out;
108
                                         i-loc <= i-loc + cc-base-o-width;</pre>
                               end else begin
109
110
                               end
                      end
113
             end
114
             always @(negedge clk or posedge reset) begin
115
                      if (reset) begin
116
117
                                          <= 0;
```

```
valid_out <= 0;
118
119
                          end else begin
                                                  \leq nout;
120
                                     \mathbf{z}
                                     valid_out <= nvalid;</pre>
121
                          end
122
                end
123
124
     endmodule
125
```

../fec.v

```
/* NOTE: unfinished code */
2
    /* FEC is composed of 2 portions, reed solomon and
3
   * convolution code, applied in that order. On
4
   * non-subchannelized data, RS is bypassed */
6
    'include "rs.v"
    'include "cc.v"
10
   \mathbf{module} \hspace{0.2cm} \mathbf{fec}
11
             #(
             parameter w = 1
12
13
             ) (
             input reset, clk,
14
             input [w-1:0] in_bits,
15
             input in_valid,
16
             \mathbf{output} [w-1:0] out_bits,
17
             output out_valid ,
18
19
             /* config */
20
             input enable_rs,
21
             input [1:0] cc_rate
22
23
24
25
             /** RS **/
             reg [w-1:0] rs_in_bits;
26
27
             reg rs_in_valid;
28
29
             wire [w-1:0] rs_out_bits;
             wire rs_out_valid;
30
31
             rs \#(.w(w)) rs1 (reset, clk,
32
                      rs_in_bits,
33
                      rs_in_valid,
34
                      rs_out_bits,
35
                      rs_out_valid
36
37
             /** **/
38
39
             /** CC **/
40
             reg [w-1:0] cc_in_bits;
41
42
             reg cc_in_valid;
43
44
             wire [w-1:0] cc_out_bits;
             wire cc_out_valid;
45
46
```

```
cc \#(.w(w)) cc1 (reset, clk,
47
48
                       cc_in_bits ,
                      cc_in_valid,
49
                      cc_out_bits ,
50
                      cc_out_valid,
51
52
53
                       cc_rate
             );
54
55
             /** **/
56
             always @(posedge clk or posedge reset) begin
57
                       if (reset) begin
58
                      end else begin
59
                      end
             \mathbf{end}
61
62
             always @(negedge clk or posedge reset) begin
63
                       if (reset) begin
64
65
                      end else begin
                      end
66
67
             end
68
   endmodule
69
```

A.1 Interleaving

The following is a partial implimentation of the 802.16-ODFM interleaver implimented in incomplete verilog. Due to inflexibility in the use of generate blocks, this does not fully support all possible interleaver setups, leading to the development of a tool to generate the interleaver verilog code.

```
../interleaver.v
```

```
'include "param.v"
2
    /* Ncbps = blk_size
     * Mod
                 16
                        8
                                       1
     * BPSK
                 192
                        96
                             48
                                  24
                                       12
     *~QPSK
                       192 96
                 384
                                 48
                                      24
     * 16-QAM 768
                       384 192 96
                                       48
     * 64-QAM 1152 576 288 144 72
9
10
    module blk_sz_decoder
11
12
              \label{eq:parameter} \textbf{parameter} \ \ \texttt{rate\_w} \ \ = \ \texttt{p\_rate\_id.w},
13
              parameter subct_w = p_subchan_ct.w
14
15
              input [rate_w - 1:0] rate,
16
              input [\operatorname{subct_w} - 1:0] subchan,
17
              output
18
19
              );
20
    endmodule
21
```

```
module interleaver
23
24
              parameter rate_w = p_rate_id.w,
25
              parameter subct_w = p_subchan_ct.w,
26
              parameter ex_blk_size = 1, /* the external block size */
27
              ) (
28
29
              input reset, clk,
              input [blk_size -1:0] in_blk ,
30
              input in_blk_valid ,
31
              input [rate_w - 1:0] rate_id,
              input [subct_w - 1:0] subchan_ct.
33
              output reg [blk_size -1:0] out_blk,
34
              output reg out_blk_valid
35
              );
36
37
              localparam max_internal_buf_sz = 1152;
38
39
              localparam mod_ct = 4;
40
              localparam sub_ct = 5;
41
              \label{eq:localparam} \begin{array}{ll} \textbf{localparam} & \textbf{blk\_szs} & [\, mod\_ct - 1 \colon\! \! 0\,] [\, sub\_ct - 1 \colon\! \! 0\,] \\ \end{array} = \{
42
                        {192,
                                  96,
                                            48,
                                                      24,
                                                               12},
43
                                                      48,
                        {384,
                                  192,
                                           96.
                                                               24},
44
                        {768,
                                  384,
                                            192,
                                                      96,
                                                               48},
45
46
                        \{1152,
                                 576,
                                           288,
                                                      144.
                                                               72}
              };
47
              /{*} \ @\mathit{output\_buffer} \ - \ \mathit{data} \ \mathit{which} \ \mathit{is} \ \mathit{being} \ \mathit{shifted} \ \mathit{out.} \ */
49
              /* @input_buffer - data which is being shifted in. */
50
              reg [max_internal_buf_sz -1:0] output_buffer , input_buffer ;
51
              /* @i_blk - input to the current ir_base module */
53
              reg [max_internal_buf_sz -1:0] i_blk;
54
55
              /* @in_ct - number of external blocks which have been read
56
                   into\ internal
                 buffers */
              /* @out_ct - number of external blocks which need to be
58
                   written out
59
              reg [\$clog2(blk\_size)-1:0] in_ct, out_ct;
60
61
              /* @set_output - when 1, read the output from the ir_base
62
                   into the
               * output_buffer */
63
              reg set_output;
64
65
              /* presently, only QPSK is supported */
66
              wire o_valid [mod_ct - 1:0][sub_ct - 1:0];
67
              wire [blk\_size -1:0] o_blk [mod\_ct -1:0][sub\_ct -1:0];
68
69
70
              generate
              genvar mod_n, sub_n;
71
72
              for (mod_n = 0; mod_n < mod_ct; mod_n = mod_n + 1) begin :
                   ir_mod
                  (sub_n = 0; sub_n < sub_ct; sub_n = sub_n + 1) begin :
                   i\,r\,{}_{-}s\,u\,b
74
                        ir_base r
```

```
75
76
                               . blk_size(blk_szs[mod_n][sub_n]),
                               .subchan_ct(sub_n)
77
                              ) (
78
                               .in_blk(i_blk),
79
                               .out_blk(o_blk[mod_n][sub_n])
80
81
             end
82
             end
83
84
             endgenerate
85
             always @(posedge clk or posedge reset)
86
             if (reset) begin
87
                      in_ct = 0;
                      i_blk = 0;
89
                      set\_output = 0;
90
91
                      input_buffer = 0;
             end else begin
92
93
                      if (valid_in) begin
                              /*\ store\ the\ current\ input\ data\ into\ the
94
                                   internal
                                * buffer */
95
                               /* XXX: this multiplication always has an
96
                                   equivalent
                                * shift, is the synthesizer smart enough?
97
                              \verb"input_buffer" [ ex_blk_sz * in_ct :+ ex_blk_sz"
98
                                   = in_blk;
                              in_ct = in_ct + 1;
99
                               if (in_ct >= cur_internal_blk_sz) begin
101
                                       /* setup the current ir_base so
                                            that on the
                                         * negedge we will have the
                                             interleaved results */
104
                                       /* XXX: as in_blk_sz is non-
                                            constant, this is
105
                                         * not valid verilog. */
                                       i_blk = input_buffer[ex_blk_sz *
106
                                            in_ct :- in_blk_sz];
                                       set\_output = 1;
107
                              end else begin
108
109
                                       set\_output = 0;
                              end
                      end
111
             end
114
             always @(negedge clk or posedge reset)
             if (reset) begin
116
                      out_blk = 0;
117
                      out_blk_valid = 0;
118
119
                      out_ct = 0;
             end else begin
120
121
                      if (out_ct) begin
                              /* shift out data */
123
                               out_ct = out_ct - 1;
```

```
out_blk = outpuf_buffer[ex_blk_sz * out_ct
124
                                   :- ex_blk_sz];
                     end
126
                      if (set_output) begin
127
                               out_ct = in_blk_sz;
                               outpuf_buffer[0 :+ in_blk_sz] = o_blk[
129
                                   rate_id ] [subchan_ct];
                     end
130
             end
133
    endmodule
134
135
136
    /* Takes a particular block of data, and outputs the interleaved
137
        version of
     * that block */
138
    module ir_base
139
             #(
140
             parameter blk_size = 384,
141
             parameter subch_ct = 16
142
             ) (
143
144
             input [blk_size -1:0] in_blk,
             output reg [blk_size -1:0] out_blk,
145
146
147
148
              * Let Ncpc be the number of coded bits per subcarrier,
149
              *~i.e.,~1,~2,~4~or~6~for~BPSK,~QPSK,~16-QAM,~or~64-
              * QAM, respectively. Let s = ceil(Ncpc/2).
              * The first permutation is defined by:
153
              *\ m_{-}k = (\ N_{-}cbps \ 12\ ) \ k\ mod12 + floor \ (\ k\ 12\ ).
154
                     k = 0, 1, \dots, N_{-}cbps
155
                                              1
156
              * The second permutation is defined by Equation (26).
158
                          floor (m_k s) + (m_k + N_c bps)
                           floor (12 m_{-k} N_{-cbps}) ) mod (s)
                      k = 0, 1, \dots, N_- cbps 1
160
161
             /* FIXME: Only works for QPSK and BPSK, need to use Ncpc?
163
                 */
             generate
164
165
                      genvar k;
                      for (k = 0; k < blk_size; k = k + 1) begin: g1
166
167
                              assign out\_blk[k] \le in\_blk[(k \% 12) *
                                   blk\_size / 12 + floor(k / 12)];
                     end
168
             endgenerate
    endmodule
```

The following generates verilog code for implimenting a particular (adjustable) interleaver. Changing the items in the 'param' dictionary allow generation of all possible interleavers.

../scripts/ir_gen.py

```
#! /usr/bin/env python
    # vim: set fileencoding=utf8:
2
3
        Let Ncpc be the number of coded bits per subcarrier,
4
        i.e.,\ 1,\ 2,\ 4\ or\ 6\ for\ BPSK,\ QPSK,\ 16-QAM,\ or\ 64-
5
        QAM, respectively. Let s = ceil(Ncpc/2).
6
8
    #
        The \ first \ permutation \ is \ defined \ by:
       m_{-}k = (N_{-}cbps \quad 12) \quad k \quad mod12 + floor \quad (k \quad 12).
k = 0, 1, \dots, N_{-}cbps \quad 1
    #
9
10
11
        The second permutation is defined by Equation (26).
12
        j_{-}k = s floor (m_{-}k \ s) + (m_{-}k + N_{-}cbps) floor (12 \ m_{-}k \ N_{-}cbps) ) mod (s)
13
    #
14
              k = 0, 1, \ldots, N_{-}cbps 1
    #
15
16
17
    from math import floor, ceil
18
    import sys
19
20
    param = {
21
         'out_var' : 'out_blk',
22
         'in_var' : 'inr',
'mod' : 'QPSK',
23
24
         'subchan' : 8
25
    }
26
27
28
    param['subchan'] = int(sys.argv[1])
29
    param ['mod'] = sys.argv[2]
30
                         = sys.argv[3]
31
                        = sys.argv[4] == "warn"
32
    warn
33
    if which == "both":
34
         p_std = p_quick = True
35
    elif which == "std":
36
         p_std = True
37
         p_quick = False
38
    elif which == "quick":
39
         p_std = False
40
         p_quick = True
41
    else :
42
         raise Exception()
43
44
    ncpc_{-} = \{
45
         'BPSK': 1.0,
46
         ^{\prime} \mathrm{QPSK}^{\,\prime}:\ 2.0\;,
47
         '16-QAM': 4.0,
48
         '64-QAM': 6.0
49
    }
50
51
    ncbps_{-} = \{
52
              'BPSK':
                           [192,
                                   96, 48,
                                               24,
                                                     12],
53
              'QPSK':
                                   192, 96, 48,
                                                      24],
                           [384,
54
              '16-QAM': [768, 384, 192, 96,
55
              '64-QAM': [1152, 576, 288, 144, 72]
```

```
|}
57
58
    subchan_ct = {
59
               16: 0,
60
              8: 1,
61
               4:
                   2,
62
               2:
63
                   3,
               1:
                   4
64
65
66
    ncpc = ncpc_[param['mod']]
67
    ncbps = ncbps_[param['mod']][subchan_ct[param['subchan']]]
68
    s = ceil(ncpc / 2)
69
70
    m = []
71
72
73
    for k in range (0, ncbps):
         m.append((ncbps / 12) * (k % 12) + floor(k / 12));
74
75
    j = []
76
77
     \mbox{\bf for } \mbox{\bf k in } \mbox{\bf range} (\mbox{\bf 0} \,, \mbox{\bf ncbps}) : \\
78
         \texttt{j.append(s * floor(m[k] / s) + ((m[k] + ncbps - \setminus
79
               floor(12 * m[k] / ncbps)) \% s))
80
81
     of = "\{out\_var\}[\{k\}] = \{in\_var\}[\{in\_index\}];"
82
    bad = False
83
     for k in range(0, ncbps):
84
         i1 = int(j[int(k)])
85
         i2 = ((k \% 12) * ncbps / 12) + (int(k / 12))
86
87
         if (i1 != i2):
88
               if (warn):
89
                   print "omg: _{\perp}k_{}=_{-}\{0\}, _{-}\{1\}_{-}!=_{-}\{2\}".format(k, i1, i2)
90
              bad = True
91
92
         if (p_std):
93
              print of.format(k = k, in_index = i1, **param)
94
95
          if (p_quick):
96
              print of.format(k = k, in_index = i2, **param)
97
98
     if bad:
99
         print "omg"
100
101
    \#for \ x \ in \ range(0, \ ncbps, \ 12):
102
           for y in range (0, 12):
103
104
    #
                k = x + y
    #
                ii = (y * ncbps / 12) + (x / 12)
                print\ of. format(k = k, in\_index = ii, **param)
    #
```

This is the sample output of that generator run un-eddited.

../scripts/ir_gen_output.v

```
out_blk[0] <= inr[0];
out_blk[1] <= inr[16];
out_blk[2] <= inr[32];
```

```
{\tt out\_blk}\,[\,3\,] \; <= \; {\tt inr}\,[\,4\,8\,]\,;
    out_blk[4] \ll inr[64];
   out_blk[5] \le inr[80];
   out_blk[6] <= inr[96];
    \operatorname{out\_blk}[7] \ll \operatorname{inr}[112];
   out_blk[8] <= inr[128];
out_blk[9] <= inr[144];
   out_blk[10] <= inr[160];
11
    out_blk[11] <= inr[176];
    out_blk[12] \ll inr[1];
   out_blk[13] \le inr[17];
14
   out_blk[14] <= inr[33];
    out_blk[15] \le inr[49];
    out_blk[16] \ll inr[65];
    out_blk[17] <= inr[81];
    out_blk[18] \le inr[97];
   out_blk [19] <= inr [113];
20
    out_blk[20] \ll inr[129];
    out_blk[21] \le inr[145];
    out_blk[22] \ll inr[161];
23
   out_blk[23] \ll inr[177];
   \operatorname{out\_blk}[24] \ll \operatorname{inr}[2];
    out_blk[25] \le inr[18];
    out_blk[26] \ll inr[34];
    out_blk[27] \ll inr[50];
28
   out_blk[28] \ll inr[66];
   out_blk[29] \le inr[82];
30
    out_blk[30] \le inr[98];
    out_blk[31] \le inr[114];
    out_blk[32] <= inr[130];
33
    out_blk[33] <= inr[146];
   out_blk[34] \le inr[162];
    out_blk[35] \le inr[178];
    out_blk[36] <= inr[3];
    out_blk[37] <= inr[19];
   out_blk[38] \le inr[35];
   out_blk[39] <= inr[51];
40
    out_blk[40] \le inr[67];
    out_blk[41] \le inr[83];
42
43
    out_blk[42] \le inr[99];
   out_blk[43] \le inr[115];
44
    out_blk[44] \le inr[131];
    out_blk[45] \le inr[147];
    out_blk [46] <= inr [163];
    out_blk[47] \ll inr[179];
   out_blk[48] \ll inr[4];
49
   out_blk[49] \ll inr[20];
    out_blk[50] \le inr[36];
    out_blk[51] <= inr[52];
   out_blk[52] \le inr[68];
   \operatorname{out\_blk}[53] \ll \operatorname{inr}[84];
    out_blk[54] \le inr[100];
    out_blk[55] \le inr[116];
   out_blk [56] <= inr [132];
out_blk [57] <= inr [148];
    out_blk[58] \ll inr[164];
   |out_blk[59]| \le inr[180];
```

```
out_blk[60] \le inr[5];
    out_blk[61] \le inr[21];
    out_blk[62] \le inr[37];
    out_blk[63] \le inr[53];
    \operatorname{out\_blk}[64] \ll \operatorname{inr}[69];
    out_blk [65] <= inr [85];
66
    out_blk[66] <= inr[101];
    out_blk[67] \le inr[117];
    out_blk[68] <= inr[133];
    out_blk[69] <= inr[149];
    out_blk [70] \ll inr [165];
71
    out_blk[71] <= inr[181];
72
    out_blk[72] \ll inr[6];
    out_blk[73] <= inr[22];
    \operatorname{out\_blk}[74] \ll \operatorname{inr}[38];
    out_blk[75] \le inr[54];
    out_blk[76] \ll inr[70];
    out_blk[77] \ll inr[86];
    out_blk[78] \le inr[102];
    out_blk [79] <= inr [118];
80
    out_blk[80] \le inr[134];
    out_blk[81] \le inr[150];
82
    out_blk[82] \le inr[166];
    out_blk[83] \le inr[182];
    \operatorname{out\_blk}[84] \ll \operatorname{inr}[7];
85
    out_blk[85] <= inr[23];
    out_blk [86] <= inr [39];
    out_blk[87] <= inr[55];
    out_blk[88] \ll inr[71];
    \operatorname{out\_blk}[89] \ll \operatorname{inr}[87];
90
    out_blk[90] \le inr[103];
    out_blk [91] <= inr [119];
    out_blk[92] \le inr[135];
    out_blk [93] <= inr [151];
    out_blk[94] \le inr[167];
    out_blk[95] \le inr[183];
    out_blk [96] \ll inr [8];
    out_blk[97] <= inr[24];
    \operatorname{out\_blk}[98] \ll \operatorname{inr}[40];
    out_blk[99] \le inr[56];
100
    out_blk[100] <= inr[72];
    out_blk[101] \le inr[88];
    out_blk[102] <= inr[104];
    out_blk[103] \le inr[120];
104
    out_blk[104] <= inr[136];
    out_blk[105] \ll inr[152];
106
    out_blk[106] <= inr[168];
107
    out_blk[107] \le inr[184];
    out_blk [108]
                   <= inr [9];
109
    out_blk[109] \le inr[25];
    out_blk[110] <= inr[41];
    out_blk[111] \le inr[57];
    out_blk[112] \le inr[73];
    out_blk[113] \le inr[89];
114
    out_blk[114] \le inr[105];
    out_blk[115] \le inr[121];
   |out_blk[116]| \le inr[137];
```

```
out_blk[117] <= inr[153];
118
    out_blk[118] <= inr[169];
    out_blk[119] \le inr[185];
120
    out_blk[120] \le inr[10];
121
    \operatorname{out\_blk}[121] \leftarrow \operatorname{inr}[26];
    out_blk [122]
                   <= inr [42];
123
    out_blk[123] \le inr[58];
    out_blk[124] \ll inr[74];
    out_blk[125] \le inr[90];
    out_blk [126]
                  <= inr[106];
127
    out_blk [127]
                   <= inr[122];
128
    out_blk [128]
                  <= inr[138];
129
    out_blk [129]
                  <= inr[154];
130
    out_blk[130] \le inr[170];
    out_blk [131]
                   <= inr[186];
    out_blk [132]
                   <= inr[11];
133
    out_blk[133] \le inr[27];
134
    out_blk [134]
                  <= inr[43];
    out_blk [135]
                   <= inr [59];
    out_blk [136]
                   <= inr[75];
    out_blk [137]
                   <= inr [91]
138
                  <= inr[107];
    out_blk [138]
139
    out_blk [139]
                  <= inr[123];
140
    out_blk[140] \le inr[139];
    out_blk [141]
                   <= inr[155];
142
    out_blk[142] \le inr[171];
    out_blk[143] <= inr[187];
144
    out_blk [144]
                  <= inr[12];
145
    out_blk [145]
                  <= inr[28];
146
    out_blk [146]
                   <= inr [44];
147
    out_blk [147]
                   <= inr [60];
                  \langle = inr [76];
    out_blk [148]
149
    out_blk [149]
                  <= inr[92];
150
    out_blk [150]
                  <= inr[108]
    out_blk [151]
                   <= inr[124];
152
153
    out_blk[152] \le inr[140];
    out_blk[153] \le inr[156];
154
    out_blk [154]
                  <= inr[172];
    out_blk [155]
                   <= inr[188];
156
157
    out_blk [156]
                   <= inr[13];
    out_blk [157]
                  <= inr[29];
158
    out_blk [158]
                  <= inr [45];
159
    out_blk [159]
                  <= inr [61];
    out_blk [160]
                   <= inr[77];
161
    out_blk [161]
                   <= inr [93]
162
    out_blk[162] <= inr[109];
    out_blk[163] <= inr[125];
164
    out_blk [164]
                  <= inr[141];
    out_blk [165]
                   <= inr[157];
166
    out_blk [166]
                  <= inr[173];
                  <= inr[189];
    out_blk [167]
168
    out_blk[168] <= inr[14];
    out_blk[169] \le inr[30];
    out_blk [170]
                  <= inr [46];
171
    out_blk[171] \le inr[62];
    out_blk[172] \le inr[78];
   |out_blk[173]| \le inr[94];
```

```
out_blk[174] \le inr[110];
    out_blk[175] \le inr[126];
    out_blk[176] \le inr[142];
177
    out_blk[177] \le inr[158];
178
    out_blk[178] \le inr[174];
179
    out_blk [179]
                  <= inr[190];
180
    out_blk[180] \le inr[15];
    out_blk[181] \le inr[31];
182
    out_blk[182] \le inr[47];
    out_blk [183]
184
                  <= inr [63];
    out_blk [184]
                  <= inr [79];
185
    out_blk [185]
                  <= inr[95];
    out_blk[186] \le inr[111];
187
    out_blk [187]
                  <= inr[127];
    out_blk[188] \le inr[143];
189
    out_blk[189] <= inr[159]
191
    out_blk[190] \le inr[175];
    out_blk[191] \le inr[191];
192
```

A.2 Testbenches

../t/vect/1.v

```
"include "common_widths.v"
   module vect();
   /* Page 633
    * Modulation mode: QPSK, rate 3/4, Symbol Number within burst: 1,
        UIUC: 7.
    * BSID: 1, Frame Number 1 (decimal values)
   parameter uiuc = 7;
   parameter bsid = 1;
10
   parameter frame_num = 1;
11
   parameter input_data_sz = 560;
   reg [0:input_data_sz-1] input_data = { '
14
       h45_29_C4_79_AD_0F_55_28_AD_87_B5_76_1A_9C_80,
            'h50_45_1B_9F_D9_2A_88_95_EB_AE_B5,
                {\tt h2E\_03\_4F\_09\_14\_69\_58\_0A\_5D} \ \};
   \mathbf{reg} \ [0:input\_data\_sz-1] \ randomized\_data = \{ \ \ '
       hD4_BA_A1_12_F2_74_96_30_27_D4_88_9C_96_E3_A9,
            'h52_B3_15_AB_FD_92_53_07_32_C0_62,
                h48_F0_19_22_E0_91_62_1A_C1 };
19
20
   parameter rs_data_sz = input_data_sz + 8 * 5;
21
22
   reg [0:rs_data_sz_{-1}] rs_encoded_data = {'}
       h49_31_40_BF_D4_BA_A1_12_F2_74_96_30_27_D4_88,
            'h9C_96_E3_A9_52_B3_15_AB_FD_92_53, '
23
                h07_32_C0_62_48_F0_19_22_E0_91_62_1A_C1_00 };
  parameter cc_data_sz = 3 * rs_data_sz / 4; // rs_data_sz + 8*8;
```

```
reg [0:cc_data_sz_{-1}] cc_encoded_data = { '}
26
        h3A_5E_E7_AE_49_9E_6F_1C_6F_C1_28_BC_BD_AB_57,
             'hCD_BC_CD_E3_A7_92_CA_92_C2_4D_BC.
                 h8D_{78_{3}2_{F}B_{B}F_{D}F_{23_{E}D_{8}A_{9}4_{1}6_{2}7_{A}5_{6}5},
             ^{\circ}hCF_{7}D_{16}_{7}A_{45}B_{9}CC };
28
29
    reg [0:cc_data_sz_{-1}] inteinterleaved_data = {
30
        h77_FA_4F_17_4E_3E_E6_70_E8_CD_3F_76_90_C4_2C,
             'hDB_F9_B7_FB_43_6C_F1_9A_BD_ED_0A,
                 h1C_D8_1B_EC_9B_30_15_BA_DA_31_F5_50_49_7D,
             'h56_ED_B4_88_CC_72_FC_5C };
33
34
    Subcarrier mapping (frequency offset index: I value Q value)
36
    -100: 1 -1, -99: -1 -1, -98: 1 -1, -97: -1 -1, -96: -1 -1, -95: -1
37
        -1, -94: -1 1, -93: -1 1, -92: 1 -1, -91: 1
    1, -90: -1 -1, -89: -1 -1, -88: pilot = 1 0, -87: 1 1, -86: 1 -1,
38
         -85: 1 -1, -84: -1 -1, -83: 1 -1, -82: 1 1, -81:
    -1 -1, -80: -1 1, -79: 1 1, -78: -1 -1, -77: -1 -1, -76: -1 1, -75:
39
         -1 -1, -74: -1 1, -73: 1 -1, -72: -1 1, -71:
    1 -1, -70: -1 -1, -69: 1 1, -68: 1 1, -67: -1 -1, -66: -1 1, -65:
40
        -1 1, -64: 1 1, -63: pilot = -1 0, -62: -1 -1,
    -61: 1 1, -60: -1 -1, -59: 1 -1, -58: 1 1, -57: -1 -1, -56: -1 -1,
41
         -55: -1 -1, -54: 1 -1, -53: -1 -1, -52: 1 -1,
    -51: -1 1, -50: -1 1, -49: 1 -1, -48: 1 1, -47: 1 1, -46: -1 -1,
        -45: 1 1, -44: 1 -1, -43: 1 1, -42: 1 1,
    -41: -11, -40: -1-1, -39: 11, -38: pilot = 10, -37: -1-1, -36: 1
43
         -1, -35: -1 1, -34: -1 -1, -33: -1 -1,
    -32: -1 -1, -31: -1 1, -30: 1 -1, -29: -1 1, -28: -1 -1, -27: 1 -1,
44
          -26: -1 -1, -25: -1 -1, -24: -1 -1,
    -23: -1 \ 1, \ -22: -1 \ -1, \ -21: \ 1 \ -1, \ -20: \ 1 \ 1, \ -19: \ 1 \ 1, \ -18: \ -1 \ -1,
45
         -17: 1 -1, -16: -1 1, -15: -1 -1, -14: 1 1,
    -13: pilot = -1 \ 0, \ -12: \ -1 \ -1, \ -11: \ -1 \ -1, \ -10: \ 1 \ 1, \ -9: \ 1 \ -1, \ -8: \ -1
46
         1, -7: 1 -1, -6: -1 1, -5: -1 1, -4: -1 1,
    -3: -1 -1, -2: -1 -1, -1: 1 -1, 0: 0 0, 1: -1 -1, 2: -1 1, 3: -1
        -1, 4: 1 -1, 5: 1 1, 6: 1 1, 7: -1 1, 8: -1 1, 9:
48
    1 \ 1, \ 10: \ 1 \ -1, \ 11: \ -1 \ -1, \ 12: \ 1 \ 1, \ 13: pilot = 1 \ 0, \ 14: \ -1 \ -1, \ 15: \ 1
         -1, 16: -1 1, 17: 1 1, 18: 1 1, 19: 1 -1,
    20: -1 \ 1, \ 21: -1 \ -1, \ 22: -1 \ -1, \ 23: \ -1 \ 1, \ 24: \ -1 \ -1, \ 25: \ 1 \ 1, \ 26:
49
        -1 1, 27: 1 -1, 28: -1 1, 29: -1 -1, 30: 1 1,
    31: -1 -1, \ 32: \ 1 \ 1, \ 33: \ 1 \ 1, \ 34: \ 1 \ 1, \ 35: \ 1 \ -1, \ 36: \ 1 \ -1, \ 37: \ 1 \ -1,
50
         38: pilot = 1 \ 0, \ 39: -1 \ 1, \ 40: -1 \ -1, \ 41: -1
    1\,,\ \ 42\colon \ -1\ \ 1\,,\ \ 43\colon \ -1\ \ -1\,,\ \ 44\colon \ 1\ \ -1\,,\ \ 45\colon \ -1\ \ 1\,,\ \ 46\colon \ -1\ \ 1\,,\ \ 47\colon \ 1\ \ 1\,,\ \ 48\colon 
         -1 -1, 49: 1 1, 50: 1 -1, 51: -1 -1, 52: -1
    -1, 53: 1 -1, 54: 1 -1, 55: 1 -1, 56: 1 -1, 57: 1 1, 58: 1 1, 59: 1
         -1, 60: 1 1, 61: -1 1, 62: 1 -1, 63: pilot =
    1 \ 0, \ 64: \ 1 \ -1, \ 65: \ -1 \ -1, \ 66: \ -1 \ -1, \ 67: \ 1 \ -1, \ 68: \ 1 \ -1, \ 69: \ 1 \ -1,
        70: 1 -1, 71: -1 1, 72: -1 -1, 73: -1 1, 74:
    -1 -1, 75: 1 -1, 76: -1 1, 77: -1 -1, 78: 1 -1, 79: 1 1, 80: -1 1,
54
        81: 1 1, 82: -1 1, 83: 1 1, 84: -1 -1, 85: 1
    1, 86: -1 -1, 87: 1 1, 88: pilot = 1 0, 89: 1 -1, 90: -1 -1, 91: 1 1,
         92: -1 \ 1, \ 93: -1 \ -1, \ 94: -1 \ -1, \ 95: -1 \ -1,
    96: 1 1, 97: 1 -1, 98: 1 -1, 99: -1 -1, 100: 1 1
57
58
   endmodule
```

```
'include "common_widths.v"
2
   module vect();
3
4
5
     * Modulation mode: QPSK, rate 3/4, Symbol Numbers within burst:
6
     * UIUC: 7, BSID: 1, Frame Number: 1, subchannel index: 0b00001 (
         decimal values)
9
   parameter uiuc = 7;
10
   parameter bsid = 1;
11
   parameter frame_num = 1;
   parameter input_data_sz = 80;
14
   reg [0:input_data_sz-1] input_data =
16
        h45_29_C4_79_AD_0F_55_28_AD_87;
17
   /* NOTEThe last hex value represents 2 bits only. */
18
   reg [0:input\_data\_sz-1] randomized\_data =
19
        hD4_BA_A1_12_F2_74_96_30_27_D4;
    //reg [159:0] randomized_data = '
20
        hD4_BA_A1_12_F2_74_96_30_27_D4_00_00;
21
    /* Convolutionally encoded data (Hex) */
   parameter cc_data_sz = input_data_sz + 5 * 8;
23
   reg [0:cc_data_sz -1] convolution_encoded_data = '
24
        {\tt hEE\_C6\_A1\_CB\_7E\_04\_73\_6C\_BC\_61\_95\_D3\_B7\_DF\_00}\,;
25
    /* Interleaved data (Hex) */
26
   reg [0:cc_data_sz_{-1}] interleaved_data =
27
        hBC_EC_A1_F4_8A_3A_7A_4F_78_39_53_87_DF_2A_A2;
28
29
    Subcarrier\ mapping\ (frequency\ offset\ index\colon\ I\ value\ Q\ value)
30
    1st data symbol:
31
    -100: -11, -99: -1-1, -98: -1-1, -37: 11, -36: -1-1, -35: -1
       1, 1: -1 -1, 2: 1 1, 3: -1 1, 64: -1 1,
    65: 1 1, 66: 1-1
33
34
    2nd data symbol:
    -100: -1 -1, -99: -1 -1, -98: 1 -1, -37: 1 1, -36: -1 1, -35: 1 1,
35
        1: -1 \ 1, \ 2: -1 \ 1, \ 3: \ 1 \ 1, \ 64: -1 \ -1, \ 65:
    -1 1, 66: -1 1
36
    3rd data symbol:
    -100: \ 1 \ -1, \ -99: \ -1 \ -1, \ -98: \ -1 \ 1, \ -37: \ -1 \ 1, \ -36: \ 1 \ -1, \ -35: \ 1 \ 1,
       1: -1 -1, 2: -1 -1, 3: 1 -1, 64: -1 -1,
    65: -1 \ 1, \ 66: \ 1 \ 1
39
   4th data symbol:
40
    -100: \ 1 \ 1, \ -99: \ -1 \ -1, \ -98: \ -1 \ 1, \ -37: \ 1 \ -1, \ -36: \ 1 \ -1, \ -35: \ 1 \ -1,
41
        1: 1 1, 2: -1 -1, 3: -1 1, 64: 1 1, 65:
    1 - 1, 66: -1 - 1
42
   5th data symbol:
43
    -100: -1 -1, -99: 1 -1, -98: -1 -1, -37: -1 -1, -36: 1 1, -35: -1
        1, 1: -1 1, 2: -1 1, 3: -1 1, 64: -1 1,
```

../t/t_rand.v

```
'include "rand.v"
     'include "t/vect/2.v"
2
     module rand_test();
4
5
                 localparam w = 8;
6
                 \mathbf{reg} \hspace{0.2cm} \mathtt{reset} \hspace{0.1cm} , \hspace{0.1cm} \mathtt{clk} \hspace{0.1cm} , \hspace{0.1cm} \mathtt{in\_valid} \hspace{0.1cm} , \hspace{0.1cm} \mathtt{reload} \hspace{0.1cm} ; \\
 8
                  \begin{array}{lll} \textbf{reg} & [w-1:0] & \text{in\_bits}; \\ \textbf{wire} & [w-1:0] & \text{out\_bits}; \\ \end{array} 
9
10
                 wire out_valid;
11
12
                 reg [14:0] rand_iv;
13
14
                 reg odata[0:vect.input_data_sz -1];
15
16
17
                 rand_parm #(w) x1(
                              reset, clk,
18
                              in_bits ,
19
                              in_valid,
20
                              out_bits,
21
22
                              out_valid,
                              rand_iv ,
23
24
                              reload);
25
                 task set_vect;
26
27
                              input [14:0] new_iv;
28
29
                              /* insert new_iv into randomizer */
                              begin
30
31
                                           clk = 1;
                                          #1
32
                                           reload = 1;
33
34
                                           rand_iv = new_iv;
                                          clk = 0;
35
                                          #1
36
                                          clk = 1;
37
                                          #1
38
                                           rand_iv = 0;
39
                                          reload = 0;
40
41
                              end
                 endtask
42
43
                 'include "func/gen_rand_iv.v"
44
45
46
                 integer i, o;
                  initial begin
47
                              $dumpfile("randomizer.lxt");
48
```

```
$dumpvars();
49
50
                       clk = 0;
51
                       reset = 0;
52
                       i\,n\, {\textstyle \,{}_-} b\, i\, t\, s \ = \ 0\,;
53
                       in_valid = 0;
54
                       reload = 0;
55
                       rand_iv = 0;
56
57
                       #1
58
                       reset = 1;
59
                       #1
60
61
                       reset = 0;
62
63
                       /* device is now reset, iv = 0 */
64
                       set_vect(gen_rand_iv(vect.bsid, vect.uiuc,
65
                                vect.frame_num));
66
67
                       #1
68
69
                       clk = 1;
                       #1
70
71
72
                       o = 0;
73
                       $display("iv: _%b", x1.vect);
74
                       for (i = 0; i < vect.input_data_sz; i = i + w)
75
                           begin
                                 in_valid = 1;
76
                                 in_bits = vect.input_data[i +: w];
77
78
                                clk = 0;
                                #1;
79
                                clk = 1;
80
81
                                /* read on the rising edge */
82
83
                                if (out_valid) begin
84
                                          85
86
                                               input_data[o +: w], out_bits,
                                               vect.randomized_data[o +: w],
                                              x1.vect);
                                          o \, = \, o \, + \, w;
                                end else begin
88
                                          $display("skip");
89
90
                                end
                                #1;
91
92
                       end
93
94
                       \mathbf{while} \ (\mathtt{o} < \mathtt{vect.input\_data\_sz}) \ \mathbf{begin}
95
                                in_valid = 0;
96
97
                                 clk = 0;
                                 #1;
98
                                if (out_valid) begin
99
                                          //odata[o +: w] = out\_bits;
100
```

```
\display("r: \display("r: \display), vect.
101
                                                  input_data[o +: w], out_bits,
                                                  vect.randomized_data[o +: w],
                                                  x1.vect);
                                             o \, = \, o \, + \, w \, ; \,
                                   end
                                   clk = 1;
104
                                   \#1;
105
106
                         end
               end
107
108
    endmodule
109
```

../t/t_cc.v

```
'include "t/vect/1.v"
   'include "fec.v"
2
3
   module test();
5
6
           integer w = 1;
           integer o_{-w} = 2;
           8
9
           wire valid_out;
10
11
13
            cc_base x1(reset, clk, valid_in, cur_in, z, valid_out);
14
16
           integer i, o;
            initial begin
17
                    $dumpfile("cc.txt");
18
                    $dumpvars();
19
20
21
                    clk = 0;
22
23
                    reset = 0;
                    cur_in = 0;
24
25
                    valid_in = 0;
26
                    #1
27
28
                    reset = 1;
                    #1
29
30
                    reset = 0;
31
32
33
                    #1
                    clk = 1;
34
35
                    #1
36
                    //$display("iv: %b", x1.vect);
37
                    for (i = 0; i < vect.rs_data_size; i = i + w) begin
38
                            in_valid = 1;
39
40
                            in_bits = vect.rs_encoded_data[i +: w];
                            clk = 0;
41
42
                            #1;
```

```
clk = 1;
43
44
                               /* read on the rising edge */
45
46
                               if (out\_valid) begin
47
                                        $display("r: _%b_=>_%b_: _%b", vect.
48
                                            rs_encoded_data[o +: o_w], z,
                                            vect.cc_encoded_data[o +: o_w])
                                        o = o + o_{-}w;
49
                              end else begin
50
                                        $display("skip");
51
                              end
52
53
                               #1;
54
                     end
55
56
                     while (o < vect.rs_data_sz) begin
57
58
                               in_valid = 0;
                               clk = 0;
59
60
                               #1;
                               if (out_valid) begin
61
                                        $display("r: _%b_=>_%b_: _%b", vect.
62
                                            rs_encoded_data[o +: o_w], z,
                                            vect.cc_encoded_data[o +: o_w])
                                        o = o + o_{-}w;
63
                              end
64
                               clk = 1;
65
                               \#1;
66
67
                     end
            end
68
69
70
71
            end
72
   endmodule
73
```

References

[1] IEEE Std 802.16-2009, IEEE Standard for Local and Metropolitan Area Networks — Part16: Air Interface for Broadband Wireless Access Systems. New York, NY, USA, May 2009.