

MAX9283/MAX9285 (Pass-1)

GMSL1 Serializer with 4-Lane MIPI DSI Input Port

General Description


The MAX9283 and MAX9285 convert MIPI DSI v1.3 input to GMSL1 serial output. A MIPI D-PHY v1.2 4-lane input port is provided supporting data rates from 80Mbps to 2.5Gbps per lane. The MAX9283 and MAX9285 send and receive control channel data, enabling bi-directional transmission of video and data over cables up to 15m in length. Works with low-cost 50Ω coax or 100Ω STP cables that meet the GMSL channel specification. The GMSL link operates at rates from 500Mbps to 4.5Gbps in the forward direction and 1Mbps in reverse. The MAX9285 adds the High-bandwidth Digital Encryption Protection (HDCP) engine. Operation is specified over the automotive temperature range of -40°C to +105°C and the device is AEC-Q100 qualified.

Features


- MIPI D-PHY v1.2 4-lane input port
- MIPI DSI v1.3 peripheral controller
- DSI ECC and Checksum error detection and flagging
- DSI lane polarity flip
- DSI lane reassignment
- HDCP v2.2 content protection with keys stored securely on-chip (MAX9285 only)
- Up to 19 sampled or register-programmable GPIO
- Works with low-cost 50Ω coax or 100Ω STP cables that meet the GMSL channel specification
- 9.6kbps to 1Mbps Control Channel in UART or I2C Mode with Clock-Stretch Capability
- High Immunity Mode (HIM) for robust control channel EMC tolerance
- I2S or 7.1 TDM audio in forward direction
- Programmable spread spectrum on serial I/O for EMI reduction
- Cross point switch maps video pixel data to any desired deserializer output order
- Line-fault monitor detects serial I/O shorted together, to ground, to battery or open
- Built-in PRBS generator for BER testing of the serial link
- Eight hardware programmable device addresses*
- 6x6mm Side Wettable TQFN package with 40 leads and 0.5mm lead pitch
- +1.7V to +1.9V analog supply
- Flexible core supply accepts a ±5% tolerance supply with nominal value of 1.0V, 1.1V, 1.2V or 1.8V
- +1.7 to +3.6V I/O supply
- ±8kV Contact and ±15kV air ISO10605 and IEC61000-4-2 ESD tolerance on GMSL2 links
- -40°C to +105°C operating temperature
- Meets AEC-Q100 specification

^{*}Pass-2 and production devices will have only 8 hardware programmable device addresses

MAX9283 and MAX9285 Block Diagram



MAX9283 and MAX9285 Package Pinout PRELIMINARY - MAY CHANGE WITHOUT NOTICE



6x6mm TQFN package with 40 leads and 0.5mm lead pitch:
Package Outline Document Control Number: 21-0141
Package Land Pattern Document Control Number: 90-0055

6x6mm Side Wettable TQFN package with 40 leads and 0.5mm lead pitch:
Package Outline Document Control Number: 21-100157
Package Land Pattern Document Control Number: 90-0055

Pin Description

5.		n bescription		F 2	B
Pin	Pin Name	Default Function	Alternate	runctions	Description Description
1	PWDNB	PWDNB			PWDNB: Active-low power-down input.
2	MFP0	CNTL0	GPIO00		CNTLO: Auxiliary Control-Signal Input. Used only in high-bandwidth mode (BWS = Z).
					GPIO00: General Purpose Input or Output.
3	MFP1	CNTL1	GPIO01		CNTL1: Auxiliary Control-Signal Input. Used only in high-bandwidth mode (BWS = Z or 1).
		-			GPIO01: General Purpose Input or Output.
4	MFP2	RCLKOUT	GPIO02		RCLKOUT: 25MHz frequency reference output.
					GPIO02: General Purpose Input or Output.
					CFG0: A resistive divider (+/-1% tolerance) is required on each CFG pin between VDDIO and EP.
5	MFP3/CFGO	GPO3	GPO3		The resistor values determine the device configuration at power-up. See table TBD for details.
					GPO3: General-purpose output.
					Note: this pin requires >1MΩ load impedance at power-up
					CFG1: A resistive divider (+/-1% tolerance) is required on each CFG pin between VDDIO and EP.
6	MFP4/CFG1	GPO4	GPO4		The resistor values determine the device configuration at power-up. See table TBD for details.
	•				GPO4: General-purpose output.
					Note: this pin requires >1MΩ load impedance at power-up
					CFG2 A resistive divider (+/-1% tolerance) is required on each CFG pin between VDDIO and EP.
7	MFP5/CFG2	GPO5	GPO5		The resistor values determine the device configuration at power-up. See table TBD for details.
	•				GPO5: General-purpose output.
					Note: this pin requires >1MΩ load impedance at power-up
					SDA_RX: I2C data input/output or UART input.
8	MFP17	SDA_RX	ODO17	GPIO17	ODO17: General Purpose Open-Drain Output.
					GPIO17: General Purpose Input or Output.
					SCL_TX: I2C clock input/output or UART output.
9	MFP18	SCL_TX	ODO18	GPIO18	ODO18: General Purpose Open-Drain Output.
					GPIO18: General Purpose Input or Output.
10	X1/OSC	X1/OSC			Crystal/Oscillator Input. If crystal used, connect to one terminal of a 25MHz crystal. If oscillator
	•	•			used, supply a 25MHz ±200ppm signal.
11	X2	X2			Crystal Input. Connect to one terminal of a 25MHz ±200ppm crystal.
12	RSVD	RSVD			Reserved. Not internally connected. Leave open.
13	XRES	XRES			Connect a 400Ω ±1% resistor between XRES and ground.
14	VDD18	VDD18			1.7V to 1.9V analog supply
15	SIOP	SIOP			Non-inverted Coax/Twisted-Pair Serial-Data output.
16	SION	SION			Inverted Twisted-Pair Serial-Data output
17	CAPVDD	CAPVDD			Connect a 0.1uF capacitor from VDDCAP to EP.
18	VDD	VDD			+/-5% tolerance core supply accepts nominal 1.8V, 1.2V, 1.1V or 1.0V
19	MFP6	GPO	GPIO06		GPO: General Purpose Output. Tracks GPI of GMSL1 deserializer.
13		0.0	G1 1000		GPIO06: General Purpose Input or Output.
20	VDDIO	VDDIO			1.7V to 3.6V I/O supply
			* . *		MS: Mode Select with Internal $1M\Omega$ Pulldown to VSS. Set MS = low to select base mode. Set MS =
21	MFP7	MS	GPIO07		high to select bypass mode. The state of MS latches at power-up.
					GPIO07: General purpose Open Drain Output. General Purpose Input or Output.
22	MFP8	GPIO08	ws		GPIO08: General Purpose Input or Output.
	141110	011000	WS		WS: I2S/TDM Serial-Word Input with Internal 1MΩ Pulldown to VSS.
23	MFP9	GPIO09	SCK		GPIO09: General Purpose Input or Output.
23	IVIII 3	di 1003	JCK		SCK: I2S/TDM Serial-Clock Input with Internal 1MΩ Pulldown to VSS.
24	MFP10	GPIO10	SD		General Purpose Input or Output.
24	10111110	011010	30		SD: I2S/TDM Serial-Data Select Input with Internal 1MΩ Pulldown to VSS. GPIO10:
25	MFP11	LMN0	GPIO11		LMN0: line fault monitor input
23	IVII F I I	LIVINO	GFIOII		GPIO11: General Purpose Input or Output.
26	MED12	I NANIA	CDIO13		LMN1: line fault monitor input
26	MFP12	LMN1	GPIO12		GPIO12: General Purpose Input or Output.
27	D2P	D2P			D2P: DSI data lane 2 non-inverted input.
28	D2N	D2N			D2N: DSI data lane 2 inverted input.
29	D3P	D3P			D3P: DSI data lane 3 non-inverted data input.
30	D3N	D3N			D3N: DSI data lane 3 inverted data input.
31	D0P	D0P			DOP: DSI data lane 0 non-inverted data input.
32	DON	DON			DON: DSI data lane 0 inverted data input.
33	CKP	CKP			CKP: DSI clock lane non-inverted input.
34	CKN	CKN			CKN: DSI clock lane inverted input.
35	D1P	D1P			D1P: DSI data lane 1 non-inverted data input.
36	D1N	D1N			D1N: DSI data lane 1 inverted data input.
	D 2.14	D 1.11			_ = =

37	MFP13	LFLTB/ERRB	GPIO13	LFLTB_ERRB: Line fault or Error output. Goes low when a line fault on LMN0 or LMN1 is detected or a DSI ECC or Checksum error is detected.	
38	and the second s				
39	MFP15	CNTL2	GPIO15	CNTL2: Auxiliary Control-Signal Input. CNTL2: Used only in high-bandwidth mode (BWS = Z or 1). GPIO15: General Purpose Input or Output.	
40	MFP16	CNTL3	GPIO16	CNTL3: Auxiliary Control-Signal Input. CNTL3: Used only in high-bandwidth mode (BWS = Z). GPIO16: General Purpose Input or Output.	

DC ELECTRICAL CHARACTERISTICS

 $(V_{DD}=0.9V\ to\ 1.1V,\ V_{DD18}=1.7V\ to\ 1.9V,\ V_{VDDIO}=1.7V\ to\ 3.6V,\ R_L=100\Omega\ \pm1\%\ (differential),\ R_L=50\Omega\ \pm1\%\ (single-ended),\ EP\ connected\ to\ PCB\ ground,\ T_A=-40^{\circ}C\ to\ +105^{\circ}C,\ unless\ otherwise\ noted.$ Typical values are at $V_{DD}=1.0V,\ V_{DD18}=1.8V,\ V_{DDIO}=1.8V,\ T_A=+25^{\circ}C.)$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	TYPE	GL
I/O PINS (MFP_)			I.	l .	<u>l</u>		L. L.	
High-Level Input Voltage	V _{IH}		V _{DDIO} * 0.7			V	Normal	II
Low-Level Input Voltage	V_{IL}		<u> </u>		V _{DDIO} * 0.3	V	Normal	П
High-Level Output Voltage	V _{OH}	$I_{OH} = -2mA$ $I_{OH} = -8mA$	V _{DDIO} - 0.2 V _{DDIO} - 0.4		3.0	V	Normal	II
Low-Level Output Voltage	V _{OL}	$I_{OL} = 2mA$ $I_{OL} = 8mA$	0.4		0.2 0.4	V	Normal	II
Input Current	I _{IN}	$V_{IN} = 0$ to V_{DDIO} . All pull- up/pull-down devices disabled.			1	μА	Normal	II
Input Capacitance	C _{IN}	Each pin.		5		pF	Normal	II
OPEN DRAIN PINS	S (SDA/RX, S	CL/TX, LOCK, LFLTB/ERRB)						
High-Level Input Voltage	V _{IH2}	-	V _{DDIO} * 0.7			V	Normal	II
Low-Level Input Voltage	V_{IL2}				V _{DDIO} * 0.3	V	Normal	II
Low-Level Open- Drain Output Voltage	V_{OL}	$I_{OL} = 2mA$ $I_{OL} = 8mA$			0.2 0.4	V	Normal	II
Input Current	I _{IN}	$V_{IN} = 0$ to V_{DDIO} . R_{PU} disabled.			1	μΑ	Normal	II
Input Capacitance	C_{IN}	Each pin.		5		pF	Normal	II
Internal Pull-up Resistor	R_{PU}			40		kΩ	Normal	II
INPUT ONLY PIN (PWDNB)							
High-Level Input Voltage	V _{IH}		VDDIO x 0.7			V		
Low-Level Input Voltage	V _{IL}				VDDIO x 0.3	V		
Input Current	I _{IN}	VIN = 0 to VDDIO			5	μA		
Input Capacitance	C _{IN}	Each pin.		5		pF		
Internal Pull-down Resistor	R _{PD}			1		ΜΩ		
GMSL DIFFERENT	TAL OUTPUT	S (SIOP/N)						
		Pre/deemphasis off	300	400	500	mV		
Differential Output	V_{OD}	3.3dB preemphasis (Note 5)	350		610			
Voltage	22	3.3dB deemphasis	240		425			
Change in V _{OD} Between Complimentary Output States	$\Delta V_{\sf OD}$	Preemphasis off and deemphasis only			25	mV		
Output Offset Voltage	V _{OS}	(VSIOP + VSION)/2 = VOS Preemphasis off	1.1	1.4	1.56	V		
Change in VOS Between Complimentary Output States	ΔVOS				25	mV		



DC ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD}=0.9V\ to\ 1.1V,\ V_{DD18}=1.7V\ to\ 1.9V,\ V_{VDDIO}=1.7V\ to\ 3.6V,\ R_L=100\Omega\pm1\%$ (differential), $R_L=50\Omega\pm1\%$ (single-ended), EP connected to PCB ground, $T_A=-40^{\circ}C$ to $+105^{\circ}C$, unless otherwise noted. Typical values are at $V_{DD}=1.0V,\ V_{DD18}=1.8V,\ V_{DDIO}=1.8V,\ T_A=+25^{\circ}C.)$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	TYPE	GL
Output Short-		V_{SIOP} or $V_{SION} = 0V$	-62			A		
Circuit Current	los	V _{SIOP+} or V _{SION} = 1.9V			25	mA		
Magnitude of Differential Output Short-Circuit Current	I _{OSD}	V _{OD} = 0V			25	mA		
Output Termination Resistance (Internal)	R _O	From SIOP or SION to V _{DDD}	45	54	63	Ω		
REVERSE CONTR	OL-CHANNE	L RECEIVER (SIOP/N)			7			
High Switching	\/	Legacy			27	\/		
Threshold	V_{CHR}	High-immunity			40	mV		
Low Switching Threshold	V_{CLR}	Legacy	-27			mV		
GMSL SINGLE-EN	DED OUTPU	TS (SIOP and SION)	$\overline{\mathcal{A}}$					
		Pre/deemphasis off	375	500	625			
Single-Ended Output Voltage	V_{OUT}	3.3dB preemphasis (Note 5)	435		765	mV		
Output Voltage		3.3dB deemphasis	300		535			
Output Short-		V _{SIOP} or V _{SION} = 0V	-69			A		
Circuit Current	los	V _{SIOP} or V _{SION} = 1.9V			32	mA		
Output Termination Resistance (Internal)	R _O	From OUT+ or OUT- to V _{AVDD}	45	54	63	Ω		
LINE-FAULT DETE	CTION INPU	TS (LMN0, LMN1)						
Short-to-GND Threshold	V_{TG}				0.3	V		
Normal Thresholds	V_{TN}		0.57		1.07	V		
Open Thresholds	V _{TO}		1.45		V _{DDIO} + 0.06	V		
Open Input Voltage	V _{IO}		1.47		1.75	V		
Short-to-Battery Threshold	V_{TE}		2.47			V		

DC ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD}=0.9V\ to\ 1.1V,\ V_{DD18}=1.7V\ to\ 1.9V,\ V_{VDDIO}=1.7V\ to\ 3.6V,\ R_L=100\Omega\ \pm1\%$ (differential), $R_L=50\Omega\ \pm\ 1\%$ (single-ended), EP connected to PCB ground, $T_A=-40^{\circ}C$ to +105°C, unless otherwise noted. Typical values are at $V_{DD}=1.0V,\ V_{DD18}=1.8V,\ V_{DD10}=1.8V,\ T_A=+25^{\circ}C.)$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	TYPE	GL
D-PHY PIN CHAR	ACTERISTICS	S (D[3:0]P/N, CKP/N)						
Signal Voltage Range	V_{PIN}		-50		1350	mV		
Leakage Current	I _{LEAK}	Note 1	-10		+10	μΑ		
Ground Shift	V_{GNDSH}					mV		
Transient Voltage Level	V _{PIN(absmax)}	Note 3			÷. (mV		
Maximum Transient Time	T _{VPIN(absmax)}	Above (VPIN(MAX) or Below VPIN(MIN), Note 2			X	mV		

Note:

- 1. When the pad voltage is in the signal voltage range from $V_{\text{GNDSH,MIN}}$ to $V_{\text{OH}} + V_{\text{GNDSH,MAX}}$ and the Lane Module is in LP receive mode.
- The voltage overshoot and undershoot beyond the VPIN is only allowed during a single 20ns window after any LP-0 to LP-1 transition or vice versa. For all other situations, it must stay within the VPIN range.
- 3. 3. This value includes ground shift.

D-PHY HS RECEI	VER (D[3:0]P/	N, CKP/N)					
Common-mode voltage HS receive mode	V _{CMRX(DC)}	Note 1, 2	70		330	mV	
Differential input	V_{IDTH}	Note 3			7	mV	
high threshold	V IDTH	Note4			4	mV	
Differential input	V_{IDTL}	Note 3	-70			mV	
low threshold	VIDIL	Note4	-40			mV	
Single-ended input high voltage	V_{IHHS}	Note 1			460	mV	
Single-ended input low voltage	V _{ILHS}	Note 1	-40			mV	
Single-ended threshold for HS termination enable	V _{TERM-EN}				450	mV	
Differential input impedance	Z_{ID}		80	10 0	125	Ω	

Note:

- 1. Excluding possible additional RF interference of 100mV peak sine wave beyond 450MHz.
- 2. This table value includes a ground difference of 50mV between the transmitter and the receiver, the static common-mode level tolerance and variations below 450MHz
- 3. For devices supporting data rates <= 1.5 Gbps.
- 4. For devices supporting data rates > 1.5 Gbps.

DC ELECTRICAL CHARACTERISTICS (continued)

 $V_{DD} = 1.0V$, $V_{DD!8} = 1.8V$, $V_{DDIO} = 1.8V$, $T_A = +25$ °C.)

D-PHY LP RECEI	D-PHY LP RECEIVER (D[3:0]P/N, CKP/N)								
Logic 1 input	V _{IH}	Note 1	880			mV			
voltage	VIH	Note 2	740			mV			
Logic 0 input voltage, not in ULP State	V _{IL}				550	mV			
Logic 0 input voltage, ULP State	V _{IL-ULPS}				300	mV			
Input hysteresis	V _{HYST}		25			mV		_	

Note:

- Applicable when the supported data rate <= 1.5 Gbps.
- Applicable when the supported data rate > 1.5 Gbps.

D-PHY CLOCK (CKP/N)

UI Instantaneous	UI _{INST}	Note 1, 2		12.5	ns	
10176-2565	ΔUI	Note 3	-10%	10%	UI	
UI Variation	ΔΟΙ	Note 4	-5%	5%	UI	

Note:

This value corresponds to a minimum 80 Mbps data rate.

Fundamental mode only;

The minimum UI shall not be violated for any single bit period, i.e., any DDR half cycle within a data burst. The allowed instantaneous UI variation can cause instantaneous data rate variations. Therefore, devices should either accommodate these instantaneous variations with appropriate FIFO logic outside of the PHY or provide an accurate clock source to the Lane Module to eliminate these instantaneous variations.

- 3. When UI ≥ 1ns, within a single burst.
- When 0.667ns < UI < 1ns, within a single burst.

CRYSTAL OSCILLATOR (X1, X2)

Frequency		Fundamental mode only; includes crystal tolerance		27	MHz	
Input Capacitance	C _{X1} , C _{X2}	Each pin		4	pF	
Load Capacitance	C_{L1}, C_{L2}	XTAL property		1	pF	
OSCILLATOR INP	UT (X1/OSC)					
High-Level Input Voltage	V _{IHX}	X1 as frequency Input	0.70 x V _{VDDIO}		٧	
Low-Level Input Voltage	V _{ILX}	X1 as frequency Input		0.30 x VVDDIO	٧	
Input Current	I_{INX}	$V_{IN} = 0$ to V_{XVDD}	-5	+5	μΑ	
Input Frequency Range		X1 as frequency Input (Note 5)	26	28.5	MHz	

DC ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD} = 0.9 \text{V to } 1.1 \text{V}, V_{DD18} = 1.7 \text{V to } 1.9 \text{V}, V_{VDDIO} = 1.7 \text{V to } 3.6 \text{V}, R_L = 100 \Omega \pm 1\%$ (differential), $R_L = 50 \Omega \pm 1\%$ (single-ended), EP connected to PCB ground, $T_A = -40 ^{\circ}\text{C}$ to $+105 ^{\circ}\text{C}$, unless otherwise noted. Typical values are at $V_{DD} = 1.0 \text{V}, V_{DD18} = 1.8 \text{V}, V_{DD10} = 1.8 \text{V}, T_A = +25 ^{\circ}\text{C}$.)

POWER SUPPLY	, • DDIC	,, , A -						
			VDD18	TBD	TBD			
Sleep-Mode Supply Current Sleep-Mode Supply Current Power-Down Supply Current ESD PROTECTION SIOA±, SIOB± SIOA±, SIOB± SIOA±, SIOB± SIOA±, SIOB±			VDD	TBD	TBD			
			VDD+VDD18	TBD	TBD			
		f _{RXC} _ = tbd	VDDIO (3.0V to 3.6V)	TBD	TBD			
			VDDIO (1.7V to 1.9)	TBD	TBD			
			VDD18	TBD	TBD			
			VDD	TBD	TBD			
			VDD+VDD18	TBD	TBD			
		f _{RXC} = tbd	VDDIO (3.0V to 3.6V)	TBD	TBD			
Worst-Case Pattern	I _{WCS2}		VDDIO (1.7V to 1.9)	TBD	TBD	- mA		
Supply Current	***************************************		VDD18	TBD	TBD			
			VDD	TBD	TBD			
		f _{RXC} _= tbd	VDD+VDD18	TBD	TBD			
			VDDIO (3.0V to 3.6V)	TBD	TBD			
			VDDIO (1.7V to 1.9)	TBD	TBD			
			VDD18	TBD	TBD	-		
			VDD	TBD	TBD			
			VDD+VDD18	TBD	TBD			
	* . (f _{RXC} = tbd	VDDIO (3.0V to 3.6V)	TBD	TBD			
			VDDIO (1.7V to 1.9)	TBD	TBD			
Sleep-Mode Supply Current	Iccs	Single wake enabled	e-up receiver		2	mA		
Power-Down Supply Current	Iccz	PWDN = E	P		2	mA		
ESD PROTECTION	l							
SIOA±, SIOB±	V_{ESD}	1.5k Ω , C _S =		±8		kV	Normal	VI
SIOA±, SIOB±	V_{ESD}		-2, R_D = 330Ω, C_S ontact discharge	±8		kV	Normal	VI
SIOA±, SIOB±	V_{ESD}	IEC61000-4 = 150pF, Air	-2, R_D = 330Ω, C_S discharge	±15		kV	Normal	VI
SIOA±, SIOB±	V_{ESD}		$R_D = 2k\Omega$, $C_S =$ tact discharge	±8		kV	Normal	VI
SIOA±, SIOB±	V_{ESD}	ISO10605, I 330pF, Air c	$R_D = 2k\Omega, C_S =$ lischarge	±15		kV	Normal	VI
All Other Pins	V_{ESD}	Human Bod 1.5kΩ, $C_S =$	y Model, R _D = 100pF	±4		kV	Normal	VI

AC ELECTRICAL CHARACTERISTICS

 $(V_{DD}=0.9V\ to\ 1.1V,\ V_{DD18}=1.7V\ to\ 1.9V,\ V_{VDDIO}=1.7V\ to\ 3.6V,\ R_L=100\Omega\ \pm1\%$ (differential), $R_L=50\Omega\ \pm\ 1\%$ (single-ended), EP connected to PCB ground, $T_A=-40^{\circ}C$ to $+105^{\circ}C$, unless otherwise noted. Typical values are at $V_{DD}=1.0V,\ V_{DD18}=1.8V,\ V_{DDIO}=1.8V,\ T_A=+25^{\circ}C.)$

PARAMETER	SYMBOL	CON	DITIONS	MIN	TYP	MAX	UNITS	TYPE	GL
I2C/UART PORT T	IMING (SDA_	RX/SCL_TX)							
I2C/UART Bit Rate				9.6		1000	kbps	Normal	V
Output Rise Time	t _R	30% to 70%, C 100pF, 1kΩ pul		20		150	ns		
Output Fall Time	t _F	70% to 30%, C 100pF, 1kΩ pul		20		150	ns		
I ² C TIMING (SDA_	RX/SCL_TX)								
			Low range	9.6		100			
SCL Clock	f_{SCL}		Mid range	> 100		400	kHz		
Frequency			High range	> 400		1000			
			Low	4.0					
START Condition	t _{HD:STA}	f _{SCL} range	Mid	0.6			μs		
Hold Time			High	0.26					
			Low	4.7					
Low Period of SCL	t_{LOW}	f _{SCL} range	Mid	1.3			μs		
Clock			High	0.5				he he	
			Low	4.0				ıs	
High Period of SCL Clock	tHIGH	f _{SCL} range	Mid	0.6			μs		
SCL Clock			High	0.26			1		
			Low	4.7					
Repeated START Condition	t _{SU:STA}	f _{SCL} range	Mid	0.6			μs		
Setup Time			High	0.26			1		
			Low	0					
Data Hold Time	t _{HD:DAT}	f _{SCL} range	Mid	0			μs		
			High	0			1		
			Low	250					
Data Setup Time	t _{SU:DAT}	f _{SCL} range	Mid	100			ns		
			High	50			1		
			Low	4.0					
Setup Time for	tsu:sto	f _{SCL} range	Mid	0.6			μs		
STOP Condition			High	0.26					
			Low	4.7					
Bus Free Time	t _{BUF}	f _{SCL} range	Mid	1.3			μs		
			High	0.5			1		
			Low			3.45			
Data Valid Time	t _{VD:DAT}	f _{SCL} range	Mid			0.9	μs		
			High			0.45	1		

AC ELECTRICAL CHARACTERISTICS

 $(V_{DD}=0.9V\ to\ 1.1V,\ V_{DD18}=1.7V\ to\ 1.9V,\ V_{VDDIO}=1.7V\ to\ 3.6V,\ R_L=100\Omega\ \pm1\%$ (differential), $R_L=50\Omega\ \pm\ 1\%$ (single-ended), EP connected to PCB ground, $T_A=-40^{\circ}C$ to $+105^{\circ}C$, unless otherwise noted. Typical values are at $V_{DD}=1.0V,\ V_{DD18}=1.8V,\ V_{DDIO}=1.8V,\ T_A=+25^{\circ}C.)$

PARAMETER	SYMBOL	CON	DITIONS	MIN	TYP	MAX	UNITS	TYPE	GL
			Low			3.45			
Data Valid	t _{VD:ACK}	f _{SCL} range	Mid			0.9	μs		
Acknowledge Time			High			0.45			
			Low			50			
Pulse Width of	t _{SP}	f _{SCL} range	Mid			50	ns		
Spikes Suppressed			High			50			
Capacitive Load Each Bus Line	C _B					100	pF		
GPIO PINS (MFP_)						JI.		
Dies and Fall Time		20% to 80%, C _L =	V _{IOVDD} = 1.7V to	0.5	0	3.6			
Rise-and-Fall Time	t _R , t _F	10pF (Note 5)	V _{IOVDD} = 3.0 to	0.3	V	2.2	ns		
GMSL DIFFERENT	TIAL OUTPUT	S (SIOP/N)			<i></i>		•		
Rise-and-Fall Time	t _R , t _F	20% to 80%, V 400mV, R _L = 2 serial bit rate = 3.12Gbps (No	100Ω, =		90	160	ps		
Total Serial Output Jitter	t _{TSOJ1}	3.12Gbps PRI at V _{OD} = 0V, pre/deemphas			0.25		UI		
Deterministic Serial Output Jitter	^t DSOJ2	3.12Gbps PRI at V _{OD} = 0V, pre/deemphas			0.15		UI		
GMSL SINGLE-EN	IDED OUTPUT	(SIOP, SION)							
Rise-and-Fall Time	t _R , t _F	20% to 80%, \ 500mV, R _L = \ serial bit rate = 3.12Gbps (No	50Ω, =		90	160	ps		
Total Serial Output Jitter	^t TSOJ1	3.12Gbps PRI V _O /2, pre/dee disabled	3S, measured at mphasis		0.25		UI		
Deterministic Serial Output Jitter	t _{DSOJ2}	3.12Gbps PRI V _O /2, pre/deed disabled	3S, measured at mphasis		0.15		UI		
D-PHY HS RECEIV	/ER (D[3:0]P/I	N, CKP/N)							
Common-mode interference	A\/CMD\/UE\		e 2, 5			100	mV	Normal	
beyond 450 MHz	ΔVCMRX(HF)	Not	e 2, 6			50	mV	Normal	
Common-mode interference	ΔVCMRX(LF)	Note	1, 4, 5	-50		50	mV	Normal	
50MHz – 450MHz	AV CIVIKA(LF)	Note	1, 4, 6	-25		25	mV	Normal	



AC ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD}=0.9V\ to\ 1.1V,\ V_{DD18}=1.7V\ to\ 1.9V,\ V_{VDDIO}=1.7V\ to\ 3.6V,\ R_L=100\Omega\ \pm1\%$ (differential), $R_L=50\Omega\ \pm\ 1\%$ (single-ended), EP connected to PCB ground, $T_A=-40^{\circ}C$ to $+105^{\circ}C$, unless otherwise noted. Typical values are at $V_{DD}=1.0V,\ V_{DD18}=1.8V,\ V_{DD10}=1.8V,\ T_A=+25^{\circ}C$.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	TYPE	GL
Common-mode termination	ССМ	Note 3			60	pF	Normal	

Note:

- 1. Excluding 'static' ground shift of 50mV
- 2. ΔVCMRX(HF) is the peak amplitude of a sine wave superimposed on the receiver inputs.
- 3. For higher bit rates a 14pF capacitor will be needed to meet the common-mode return loss specification.
- 4. Voltage difference compared to the DC average common-mode potential.
- 5. For devices supporting data rates <= 1.5 Gbps.
- For devices supporting data rates > 1.5 Gbps.

D-PHY LP RECEIVER (D[3:0]P/N, CKP/N)

D-1111 EI KEOLIVE	D-ITT EL REGELVER (D[5:0]174, ORI 74)								
Input pulse rejection	e _{SPIKE}	Notes 1, 2, 3			300	V∙ps	Normal		
Minimum pulse width response	$T_{\text{MIN-RX}}$	Note 4	20			ns	Normal		
Peak interference amplitude	V _{INT}				200	mV	Normal		
Interference frequency	f _{INT}		450)		MHz	Normal		

Note:

- Time-voltage integration of a spike above VIL when being in LP-0 state or below VIH when being in LP-1 state. eSpike generation will ensure the spike is crossing both VIL, max and VIH, min levels.
- 2. An impulse less than this will not change the receiver state.
- 3. In addition to the required glitch rejection, implementers shall ensure rejection of known RF- interferers.
- 4. An input pulse greater than this shall toggle the output.

D-PHY DATA-CLOCK TIMING

	T _{SKEW[TX]}	0.08Gbps ≤ Freq. ≤1.0Gbps	-0.15	0.15	ULinst	
Data to Clock		1.0Gbps < Freq. ≤1.5Gbps	-0.2	0.20	ULinst	
Skew	T.	0.08Gbps ≤ Freq. ≤1.0Gbps	-0.20	0.20	ULinst	
	T _{SKEW[TLIS]}	1.0Gbps < Freq. ≤1.5Gbps	-0.10	0.10	ULinst	
Data to Clock	T	0.08Gbps ≤ Freq. ≤1.0Gbps	0.15		ULinst	
Setup Time	T _{SETUPO[RX]}	1.0Gbps < Freq. ≤1.5Gbps	0.20		ULinst	
Data to Clock	T _{HOLD[RX]}	0.08Gbps ≤ Freq. ≤1.0Gbps	0.15		ULinst	
Hold Time		1.0Gbps < Freq. ≤1.5Gbps	0.20		ULinst	
Static Data to Clock Skew (TX)	T _{SKEW[TX]} static	>1.5Gsps	-0.20	0.20	ULinst	
Static Data to Clock Skew (channel)	TSKEW[TLIS] static	>1.5Gsps	-0.10	0.10	ULinst	
Static Data to Clock Skew (RX)	TSKEW[RX] static	>1.5Gsps	-0.20	0.20	ULinst	
Dynamic Data to Clock Skew (TX)	TSKEW[TX] dynamic	>1.5Gsps	-0.15	0.15	ULinst	



AC ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD} = 0.9 \text{V to } 1.1 \text{V}, V_{DD18} = 1.7 \text{V to } 1.9 \text{V}, V_{VDDIO} = 1.7 \text{V to } 3.6 \text{V}, R_L = 100 \Omega \pm 1\%$ (differential), $R_L = 50 \Omega \pm 1\%$ (single-ended), EP connected to PCB ground, $T_A = -40 ^{\circ}\text{C}$ to $+105 ^{\circ}\text{C}$, unless otherwise noted. Typical values are at $V_{DD} = 1.0 \text{V}, V_{DD18} = 1.8 \text{V}, V_{DD10} = 1.8 \text{V}, T_A = +25 ^{\circ}\text{C}.$)

PARAMETER	SYMBOL	CC	NDITIONS	MIN	TYP	MAX	UNITS	TYPE	GL
Channel ISI	ISI	>1.5Gsps				0.20	ULinst		
Dynamic Data to Clock Skew Window RX Tolerance	T _{SETUP[RX]} + T _{HOLD[RX]} dynamic	> 1.5Gsps		0.50			ULinst		
I2S/TDM Timing									
WS Frequency	f _{WS}			8		192	kHz	Normal	IV
Sample Word Length	n _{WS}			8		32	Bits	Normal	IV
SCK Frequency	f_{SCK}	$f_{SCK} = f_{WS} x$	n _{WS} x (2 or 8)	(8 x 8) x 2		(192 x 32) x 8	kHz	Normal	IV
SCK Clock High Time	t _{HC}	V _{SCK} ≥ V _{IH} ,	$t_{SCK} = 1/f_{SCK}$	0.35 x t _{SCK}			ns	Normal	IV
SCK Clock Low Time	t _{LC}	V _{SCK} ≤ V _{IL} ,	$t_{SCK} = 1/f_{SCK}$	0.35 x t _{SCK}			ns	Normal	IV
SD, WS Setup Time	t _{SET}			2			ns	Normal	IV
SD, WS Hold Time	t _{HOLD}			2			ns	Normal	IV
SWITCHING CHAP	RACTERISTICS	S (SIOP and	I SION)						
Serial Output Rise/Fall time	t _{R,} t _F	differentia	%, V_{OD} ; 400mV I R_L = 100 Ω , ngle-ended R_L =			250	ps	Normal	V
Deterministic Serial Output Jitter (Differential output)	tDSOJ2	PRBS, m	easured at VOD rential		0.15		UI	Normal	V
Total Serial Output Jitter (Single-ended output)	tTSOJ1	PRBS, me	easured at VO/2,		0.25		UI	Normal	٧
Deterministic Serial Output Jitter (Single- ended output)	tDSOJ2	1.74Gbps measured			0.15		UI	Normal	V
Serializer Delay	tSD	Spread sp	ectrum enabled			TBD	TPCLK	Normal	IV
Serializer Delay	tSD		ectrum disabled			TBD	TPCLK	Normal	IV
Link Start Time	tLOCK					2	ms	Normal	IV
Power-up Time GENERAL TIMING	tPU	<u> </u>				7	ms	Normal	IV
GENERAL HIVING				1				1	
GPI-to-GPO Delay	^t GPIO	Deserialize MAX9291/ GPO	er GPI to MAX9293			350	μs		
		(Notes 5,	Spread spectrum	83		174			
Device Delay	t _{SD}	10)	Spread spectrum	99		126	Bits		
Link Start Time	tLOCK	PLLs locke	L .			3.5	ms		
	LOOK			8 ms					

AC ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD}=0.9V\ to\ 1.1V,\ V_{DD18}=1.7V\ to\ 1.9V,\ V_{VDDIO}=1.7V\ to\ 3.6V,\ R_L=100\Omega\ \pm1\%$ (differential), $R_L=50\Omega\ \pm1\%$ (single-ended), EP connected to PCB ground, $T_A=-40^{\circ}C$ to +105°C, unless otherwise noted. Typical values are at $V_{DD}=1.0V,\ V_{DD18}=1.8V,\ V_{DDIO}=1.8V,\ T_A=+25^{\circ}C.)$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	TYPE	GL
I ² S/TDM								
WS Frequency	f _{WS}		8		192	kHz		
Sample Word Length	n _{WS}		8		32	Bits		
SCK Frequency	f _{SCK}	$f_{SCK} = f_{WS} \times n_{WS} \times (2 \text{ or } 8)$	(8 x 8) 2		(192 x x 32) x 8	kHz		
SCK Clock High Time	t _{HC}	$V_{SCK} \ge V_{IH}$, $t_{SCK} = 1/f_{SCK}$	0.35 x t _{SCK}		•	ns		
SCK Clock Low Time	t _{LC}	V _{SCK} ≤ V _{IL} , t _{SCK} = 1/f _{SCK}	0.35 x t _{SCK}			ns		
SD, WS Setup Time	t _{SET}		2			ns		
SD, WS Hold Time	t _{HOLD}		2			ns		
REFERENCE CLOC	K OUTPUT (RC	CLKOUT)	\					
Clock Frequency	^f PCLKOUT	BWS = 0, DRS = 1	6.25	27	74.25	MHz		
Clock Duty Cycle	DC	tHIGH/tT or tLOW/tT (Figure 6, Note 7)	40	50	60	%		
Clock Jitter	tu	Period jitter, peak to peak,		0.05		UI		

CFG Latch at Power-up Pins (Pass-1)

The CFG control functions will change from 16 levels to 8 levels in Pass-2 and production devices.

At power-up or after reset, the voltage level at the CFG pins (set by the voltage divider) is sampled. The sampled level sets the initial value of certain registers.




Figure TBD. Configuration Pin Circuit

I/O Matrix

Config		CFG0	CFG1	CFG2
(LSB)	0	12CSEL	GMSL2	RCLKEN
	1	ADD0		DRS
	2	ADD1	HIM	BWS
(MSB)	3	ADD2	CXTP	HIBW

Table 1 - CFG0 Input Map

	UT VOLTAGE ercent of VDDI	, ,	MAPPED	CONFIGURATIO	N (note c)
MIN	TYP	MAX	ADDR[2:0]	I2CSEL	DEVICE ADDRESS
0.0%	11.02%	13.37% - 17mV	000	UART (0)	0x80
13.37% + 17mV	15.72%	18.21% - 17mV	000	I2C (1)	0x80
18.21% + 17mV	20.70%	23.23% - 17mV	001	UART (0)	0x84
23.23% + 17mV	25.76%	27.97% - 17mV	001	I2C (1)	0x84
27.97% + 17mV	30.17%	32.79% - 17mV	010	UART (0)	0x88 (splitter)
32.79% + 17mV	35.40%	38.00% - 17mV	010	I2C (1)	0x88 (splitter)
38.00% + 17mV	40.60%	42.88% - 17mV	011	UART (0)	0xC0
42.88% + 17mV	45.16%	47.58% - 17mV	011	I2C (1)	0xC0
47.58% + 17mV	50.00%	52.42% - 17mV	100	UART (0)	0xC4
52.42% + 17mV	54.84%	57.12% - 17mV	100	I2C (1)	0xC4
57.12% + 17mV	59.40%	62.00% - 17mV	101	UART (0)	0xC8 (splitter)

62.00% + 17mV	64.60%	67.21% - 17mV	101	I2C (1)	0xC8 (splitter)
67.21% + 17mV	69.83%	72.03% - 17mV	110	UART (0)	0x40
72.03% + 17mV	74.24%	76.77% - 17mV	110	I2C (1)	0x40
76.77% + 17mV	79.30%	81.79% - 17mV	111	UART (0)	0x44
81.79% + 17mV	84.28%	86.63% - 17mV	111	I2C (1)	0x44

Notes:

- a) Resistor divider tolerance, VDDIO supply ripple and external loading must not cause the CFG0 input voltage to exceed the maximum or minimum limits.
- b) Other than the CFG0 input resistor divider, any load on CFG0 must be $\geq 25 \times (R1 + R2)$.
- c) I2CSEL: I2C or UART interface for SDA_RX and SCL_TX ADDR[2:0]: device address register bits DEVICE ADDRESS: device address

Table 2 – CFG1 Input Map

	JT VOLTAGE ercent of VDD			ONFIGURATION ote c)					
MIN	TYP	MAX	СХТР	HIM					
0.0%	11.02%	13.37% - 17mV	STP (0)	HIM Disabled					
		Reserved							
18.21% + 17mV	20.70%	23.23% - 17mV	STP (0)	HIM Disabled (0)					
	Reserved								
27.97% + 17mV	30.17%	32.79% - 17mV	STP (0)	HIM Enabled					
Reserved									
38.00% + 17mV	40.60%	42.88% - 17mV	STP (0)	HIM Enabled					
		Reserved							
47.58% + 17mV	50.00%	52.42% - 17mV	COAX (1)	HIM Disabled (0)					
		Reserved							
57.12% + 17mV	59.40%	62.00% - 17mV	COAX (1)	HIM Disabled (0)					
		Reserved							
67.21% + 17mV	69.83%	72.03% - 17mV	COAX (1)	HIM Enabled					
		Reserved							
76.77% + 17mV	79.30%	81.79% - 17mV	COAX (1)	HIM Enabled					
		Reserved							

Notes:

- a) Resistor divider tolerance, VDDIO supply ripple and external loading must not cause the CFG1 input voltage to exceed the maximum or minimum limit.
- b) Other than the CFG1 input resistor divider, any load on CFG1 must be $\geq 25 \times (R1 + R2)$.
- c) CXTP: coax (SIOP) or shielded-twisted-pair (SIOP, SION) serial link. HIM: High Immunity Mode for reverse control channel.

Table 3 - CFG2 Input Map

CFG2 INP	UT VOLTAGE ercent of VDD	(note a, b)	МА	PPED CONFIC	SURATION (1	note c)
MIN	TYP	MAX	HIBW	BWS	DRS	RCLKEN
0.0%	11.02%	13.37% - 17mV	HIBW (0)	24-Bit Mode (0)	NO REPETITION (0)	RCLKOUT DISABLED (0)
13.37% + 17mV	15.72%	18.21% - 17mV	HIBW (0)	24-Bit Mode (0)	NO REPETITION (0)	RCLKOUT ENABLED (1)
18.21% + 17mV	20.70%	23.23% - 17mV	HIBW (0)	24-Bit Mode (0)	PIXEL REPETITION (1)	RCLKOUT DISABLED (0)
23.23% + 17mV	25.76%	27.97% - 17mV	HIBW (0)	24-Bit Mode	PIXEL REPETITION (1)	RCLKOUT ENABLED (1)
27.97% + 17mV	30.17%	32.79% - 17mV	HIBW (0)	32-Bit Mode	NO REPETITION (0)	RCLKOUT DISABLED (0)
32.79% + 17mV	35.40%	38.00% - 17mV	HIBW (0)	32-Bit Mode	NO REPETITION (0)	RCLKOUT ENABLED (1)
38.00% + 17mV	40.60%	42.88% - 17mV	HIBW (0)	32-Bit Mode	PIXEL REPETITION (1)	RCLKOUT DISABLED (0)
42.88% + 17mV	45.16%	47.58% - 17mV	HIBW (0)	32-Bit Mode	PIXEL REPETITION (1)	RCLKOUT ENABLED (1)
47.58% + 17mV	50.00%	52.42% - 17mV	27-Bit Mode	Don't Care (x)	NO REPETITION (0)	RCLKOUT DISABLED (0)
52.42% + 17mV	54.84%	57.12% - 17mV	27-Bit Mode	Don't Care (x)	NO REPETITION (0)	RCLKOUT ENABLED (1)
57.12% + 17mV	59.40%	62.00% - 17mV	27-Bit Mode	Don't Care (x)	PIXEL REPETITION (1)	RCLKOUT DISABLED (0)
62.00% + 17mV	64.60%	67.21% - 17mV	27-Bit Mode	Don't Care (x)	PIXEL REPETITION (1)	RCLKOUT ENABLED (1)
67.21% + 17mV	69.83%	72.03% - 17mV	27-Bit Mode	Don't Care (x)	NO REPETITION (0)	RCLKOUT DISABLED (0)
72.03% + 17mV	74.24%	76.77% - 17mV	27-Bit Mode	Don't Care (x)	NO REPETITION (0)	RCLKOUT ENABLED (1)
76.77% + 17mV	79.30%	81.79% - 17mV	27-Bit Mode	Don't Care (x)	PIXEL REPETITION	RCLKOUT DISABLED

						(1)	(0)
81.79% + 17	'mV	84.28%	86.63% - 17mV	27-Bit Mode	Don't Care (x)	PIXEL REPETITION (1)	RCLKOUT ENABLED (1)

Notes:

- a) Resistor divider tolerance, VDDIO supply ripple and external loading must not cause the CFG1 input voltage to exceed the maximum or minimum limit.
- b) Other than the CFG1 input resistor divider, any load on CFG1 must be $\geq 25 \times (R1 + R2)$.
- c) HIBW: Selects 27-bit mode

BWS: Selects 32 Bit or 27 Bit mode when HIWB = 0, Don't Care when HIBW = 1

DRS: Low (pixel repetition) or High Data Rate (no pixel repetition)

RCLKEN: RCLOCK out enable or disable

Table 4. GMSL1 Effective PCLK Selection Table

GMSL1 or GMSL2 Mode	DRS BIT SETTING	BWS PIN SETTING	SOURCE PCLK FREQUENCY RANGE* (MHZ)
GMSL1	0 (high data rate)	Low (high bandwidth mode)	16.66 to 150
GIVISET	o (riigh data rate)	High (32-bit mode)	12.5 to 112.5
GMSL1	Low (high bandwidth mode)		8.33 to 16.66
GIVISET	1 (low data rate)	High (32-bit mode)	6.25 to 12.5