



DRAM Controller Optimization for i.MX

FTF-SDS-F0170

Mark Middleton

APR.2014







Overview

- This presentation is covering the tools used by the factory to optimize and debug DRAM interface on i.MX
 - This is not a deep dive in to various i.MX DRAM controller designs
 - This is not a training on various DRAM technologies
 - Please refer to the JEDEC specs
- These tools are available for use by our customers through the assigned Freescale FAE's.
- These tools are the precursors to the tests that will be available through the Processor Expert tool that will be made publically available.







Agenda

- Board bring-up: where DRAM bring-up fits in
 - Introduce the tools used for DRAM bring-up
- DRAM Register Programming Aid
 - Introduction/Overview
 - Walkthrough
- DRAM Stress Test
 - Introduction/Overview
 - How to build and run; deep dive into sub-tests
- DRAM Calibration Overview
- Case Study: MX508 and LPDDR2 Failure
- Board Design Considerations







Checklist Item	Details	owner	Findings & Status
	The following items need to be completed serially		
Visual Inspection	Check major components to make sure nothing has been misplaced or rotated before applying power.		
Verify all SoC voltage rails	Confirm that the voltages match to what is required in the data sheet. Be sure to check voltages not only at the voltage source, but also as close to the SoC as possible, like on a bypass capacitor. This will reveal any IR drops on the board which will later cause issues. Ideally all of the SoC voltage rails should be checked, but noteworthy voltages include those that power the core, internal logic, boot devices, and DRAM (which is often overlooked).		
Verify power up sequence	Verify that Power On Reset (POR) is de-asserted (high) after all power rails have come up and are stable. Refer to the SoC data sheet for details on power up sequencing. This is an important if not overlooked process as many complex processors may be very sensitive to the proper power up sequencing.		
Measure/probe input clocks (32kHz, 24MHz, others)	Without a properly running clock, the SoC will not function properly. Look for jitter and noise.		
JTAG connectivity (RV-ICE, Lauterbach, Macraigor, etc)	This is one of the most fundamental and basic access points to the SoC to allow the debug and execution of low level code.		
Access internal RAM	Verify basic operation of the SoC in system. The on chip internal RAM starts at an address defined in the reference manual (normally in the Memory Map chapter) and includes the density of the on chip RAM. A basic test would simply be to perform a write-read-verify to the internal RAM via a JTAG debugger. No software initialization should be necessary to access internal RAM.		
Run basic DDR initialization and test memory	Assuming the use of a JTAG debugger, run the DDR initialization and open a debugger memory window pointing to the DDR memory map starting address. Try writing a few words and verify if they can be read correctly. If not, re-check the DDR initialization sequence and if the DDR has been correctly soldered onto the board. It is also recommended to re-check the schematic to ensure the DDR memory has been connected to the SoC correctly. In some cases, a DRAM calibration routine may need to be executed, see next row.		
Run DRAM Stress test (some SoC's include a DRAM calibration routine)	A unit test that focuses on the robustness of the DRAM interface. Downloaded through JTAG debugger into internal RAM. Some SoC's DRAM stress test, like MX6Q, includes option to run DRAM calibration.		
The follow	wing items may be worked on in parallel with other bring up tasks		
Verify CLKO outputs (measure and verify default clock frequencies for desired clock output options); this assumes that the board design supports probing of the CLKO pin.	This ensures that the corresponding clock is working and that the PLLs are working. This step does require some chip initialization, for example via the JTAG debugger, to properly set up the IOMUX to output CLKO and to set up the Clock Control Module to output the desired clock. Refer to the External Signals and Pin Multiplexing, CCM, and IOMUX sections of the SoC's reference manual for further details.		
Measure boot mode frequencies (set the boot mode switch for each boot mode and measure the following, depending on what is available in the system): - NAND (probe CE to verify boot, measure RE frequency) - SPI-NOR (probe slave select and measure clock freq) - MMC/SD (measure clock freq)	This verifies connectivity (at least for a few signals) between the SoC and boot device and that the boot mode signals are properly set.		
Run other unit tests	Once the DRAM interface has been verified as stable, the next step is to run other stand-alone unit tests to ensure the robustness of other peripherals and external components.		





Tools for DRAM Bring-up and Debug

DRAM Register Programming aid

Run basic DDR initialization and test memory	Assuming the use of a JTAG debugger, run the DDR initialization and open a debugger memory window pointing to the DDR memory map starting address. Try writing a few words and verify if they can be read correctly. If not, re-check the DDR initialization sequence and if the DDR has been correctly soldered onto the board. It is also recommended to re-check the schematic to ensure the DDR memory has been connected to the SoC correctly. In some cases, a DRAM calibration routine may need to be executed, see next row.
Run DRAM Stress test (some SoC's include a DRAM calibration routine)	A unit test that focuses on the robustness of the DRAM interface. Downloaded through JTAG debugger into internal RAM. Some SoC's DRAM stress test, like MX6Q, includes option to run DRAM calibration.

DRAM Stress Test







Agenda

- Board bring-up: where DRAM bring-up fits in
 - Introduce the tools used for DRAM bring-up
- DRAM Register Programming Aid
 - Introduction/Overview
 - Walkthrough
- DRAM Stress Test
 - Introduction/Overview
 - How to build and run; deep dive into sub-tests
- DRAM Calibration Overview
- Case Study: MX508 and LPDDR2 Failure
- Board Design Considerations







Agenda

- Board bring-up: where DRAM bring-up fits in
 - Introduce the tools used for DRAM bring-up
- DRAM Register Programming Aid
 - Introduction/Overview
 - Walkthrough
- DRAM Stress Test
 - Introduction/Overview
 - How to build and run; deep dive into sub-tests
- DRAM Calibration Overview
- Case Study: MX508 and LPDDR2 Failure
- Board Design Considerations







DRAM Register Programming Aid – Intro

- Tool to help create DRAM init scripts for specific memory types
 - Mainly used to help program JEDEC timing parameters
 - tRCD, tRC, tRFC, etc...
 - and for different DRAM parameters like rows, cols, and chip selects
 - Internal tool: Contact FAE for information
 - Customer Version will be found in Processor Expert
 - Excel spread sheet based, transparent, ease-of-use
 - "Automatically" creates RVD init script (.inc file)
 - To convert RVD to Lauterbach script format, Contact FAE.
 - How to modify *.inc script to *.ds for use with D5-Stream:
 - Change file name to *.ds
 - Substitute "mem set <reg_add> 32 <reg_val>"
 - For "set mem /32 <reg_add> = <reg_val>"





(Continued)

- Based on scripts provided by design/validation
- Anyone can use it, change it, fix it, etc...
- Each Programming Aid tool based on DRAM tech (DDR3, DDR2, LPDDR2, etc)
- What's been created to date:
 - MX6DQ: DDR3, LPDDR2; MX6DL: DDR3,LPDDR2; MX6SL: DDR3,LPDDR2
 - MX50: mDDR, LPDDR2, DDR2
 - MX28: mDDR, DDR2
 - What about other i.MX? No plans yet, need to resource this if enough interest





(Continued)

- Originated due to Denali controller on MX28 and MX50
 - Denali controller complex, many registers to program
 - Required use of Denali-specific tools available only to factory engineers (due to Denali license); burden on factory support
 - Even with Denali tools, the DRAM init scripts required further "tweaking" due to i.MX design integration
 - Register programming aid takes into account any "tweaking" and incorporates i.MX design specifics (based on scripts from design/validation)
 - Register programming aid offers more visibility on how the DRAM controller is being programmed
- Register programming aid tool concept carried over to i.MX FIL base controllers, starting with MX53 and MX6 series
- As of today, tools are available through assigned FAE's
- In the near future, Customer versions available through PEx.








DRAM Register Programming Aid – Usage Overview

- Programming aid tool Excel Spreadsheet based
 - There are three tabs (worksheets)







(Continued)

How to use the DRAM register programming aid outline

How To Use Register Configuration RealView .inc file

Step 1. Obtain the desired DRAM data sheet from the DRAM vendor

The following are to be completed in the Register Configuration Worksheet tab.

How To Use Register Configuration RealView inc file

Step 2. Update the Device Information table to include the DRAM information and system usage

Note, each spread sheet is for a specific i.MX SoC and DRAM memory type.

Device Information	2000
Memory type:	mDDR
Manufacturer:	Micron
Memory part number:	MT46H64M16LF-5
Memory timing info:	5.0ns
Total DRAM Density per CS (Gb):	1
Number of ROW Addresses	14
Number of COLUMN Addresses	10
Number of BANKS	4
Number of Chip Selects used	
Total DRAM density (Gb):	1
Bus Width	x16
Clock Cycle Freq (MHz)	200
Clock Cycle Time (ns)	5

Step 3. Go through the various shaded cells in the spread sheet to update with data from the DRAM sheet (take special note of the "Legend" table to ascertain the meaning of different shaded cells; in many cases, the cells may not need to be updated).

Instructions	Legend		
	On Register Configuration Tab, this color indicates the bitfields that would commonly require updating. On Register Configuration Tab, this color indicates the bitfields that may be updated, but should typically not require it.		Pay attention to shaded cells – this is where
Shaded cells may require updating per the DRAM memory data sheet parameters. Certain registers should not need to be modified by the user. If a register is not provided then it is assumed this parameter is not to be changed per the provided intilalization script or that the	On Register Configuration Tab, this color indicates the bitfields that are updated automatically from setting provided in the "Device information" table or other cells, and should not be changed manually	Automatically Updated Setting	you input data
register is read-only. Certain registers are provided though they may be noted as recommended to not change.	On Register Configuration Tab, an unshaded cell means that the value should remain as is and should not be modified. In these cases, the settings are provided for completeness.		Don't touch un-shaded cells
	On other tabs, this color indicates the cells that are affected by changes on the Register Configuration tab. Note, this cell shading should not used in this worksheer Register Configuration tab, only in other tabs that are affected by cells in this tab.		This is relevant to the "RealView .inc file"

The following refers to the RealView .inc file Worksheet tab. In this tab, the entire DRAM initialization can be obtained. This initialization can be used as a RealView include file (see below) or are reference for the bootloader DRAM initialization.

Step 4. Go to the RealView .inc file Worksheet tab and copy and paste this into a text document (make sure to rename the document with a ".inc" file ending); this is ready to use with the RealView development system.

Step 5. This .inc file can also be used as a reference for other debugger tools and bootloaders.





M Register Programming Aid – Usage Overview (Continued)

Register Configuration RealView .inc file How To Use These columns are where the user. binary inputs various DRAM parameters setting parameter within Register Register clk dram parameter ns description Register name address (HEX) alue (HEX) reaister Four bank activate window. This parameter could not be found in several mDDR data sheets. However, to maintain consistency. Example tRC: with previous versions of the mDDR initialization, recommend to HW_DRAM_CTL39 0x800E009C 0x0A000000 1. User inputs '55' keep this value set to 50 as it has no affect on performance or TEAW (tEAW) 10 0A000000 functionality (in 'ns') For mDDR, there is no DLL. Keep this set this to 0. 2. Tool calculates DRAM TMRD parameter in cycles. Defines the minimum number Register that 55ns=11clks* of cycles required between two mode register write commands This is the time required to complete the write operation to the values are 3. Then configures TMRD (IMRD) 02000000 HW_DRAM_CTL40 0x800E00A0 0x02009C40 calculated binary setting for DDR data sheet does not have a tINIT parameter however, this timing specifies the wait time after stable power up and stable automatically register clock before raising CKE high. JEDEC recommends waiting a from user 4. Tool takes all 200000 40000 00009C40 minimum of 200us. No need to change this parameter. TINET (BNIT) DRAM TPDEX parameter in cycles. This is the power down exit. inputs binary settings to TPDEX (tXP) 00020000 create final register DRAM TRCD parameter in cycles. Defines the DRAM RAS to TROD INT (tROD) 00000300 CAS delay, in cycles. These value 0×0002030B HW DRAW CTL41 0x800E00A4 DRAM TRC parameter in cycles. Defines the DRAM period values are between active commands for the same bank, in cycles. This is the sum of tRAS+tRP (for tRP, use the all banks parameter. also tRP_AB for safer margin) TRC (IRC) 11 B0000000B * Clock: 200MHz, automatically DRAM TRAS MAX parameter in cycles. Defines the DRAM TRAS MAX (tRAS 14000 updated to clock period: 5ns 0036B000 maximum row active time, in cycles 0×0036B00 HW DRAM CTL42 0x800E00A8 DRAM TRAS, MIN parameter in cycles. Defines the DRAM the TRAS MIN (tRAS (min)) 8 minimum row activate time, in cycles "RealView DRAM TRP (single bank) parameter in cycles. Defines the TRP (t 03000000 DRAM pre-charge command time, in cycles. .inc file" tab DRAM TRFC parameter in cycles. Defines the DRAM refresh Example based on TREC (REC) 110 22 00160000 command time, in cycles. MX28 DRAM TREF parameter in cycles. This is the auto refresh duty cycle (also called tREFI in some data sheets). This is the maximum time allowed between auto refresh commands to guarantee that a specified number of auto refresh commands are sent with a 64ms time period. The DDR data sheet should 0x800E00AC 0x03160612 HW DRAM CTL43 specify this parameter in "us" (micro seconds). In some cases, this value may have to be calculated if the DDR data sheet only specifies the number of auto refresh commands in a 64ms time period in this case, simply take fidms and divide it by the ACTIVE-to-PRECHARGE TRAS 70,000 42 70,000 42 70,000 45 70,000 ns ACTIVE to ACTIVE/ACTIVE to AU-**IRC** 55 58.2 50 67.5 Example Micron mDDR data sheet spec TO REFRESH command period Active to read or write delay *RCD 16.2 18 22.5 ns



freescale

.... M Register Programming Aid – Usage Overview (Continued)

Changing device information, automatic update to register fields

How To Use Register Configuration RealView .inc file

Device Information	
Memory type:	DDR3
Manufacturer:	Micron
Memory part number:	MT41J128M16HA-15
Density of each DDR3 device (Gb):	2
Number of DRAM devices per chip select	4
Density per chip select (Gb)1:	8
Number of Chip Selects used ²	2
Total DRAM density (Gb)	16
Number of ROW Addresses ²	14
Number of COLUMN Addresses ²	10
Number of BANKS ²	8
Bus Width (input 16, 32, or 64 bits) ²	64
Clock Cycle Freq (MHz)3	533
Clock Cycle Time (ns)	1.876

1. Type in device parameters here

	MMDC Control Parameter	N/A	control bit setting (decimal)	bit setting within register	Notes	Register name	Register address	Register value (HEX)
ļ	SDE_0	-	1	80000000	SDE_0: Enable Chip Select 0, set to 0 (disable) or 1 (enable)			
l	SDE_1	-	1	40000000	SDE_1: Enable Chip Select 1, set to 0 (disable) or 1 (enable)			
	ROW	-	3		ROW: number of ROW addresses. NOTE: this value is taken from the Device Information table above. Modify this value only in the table above.			
	COL	-	1		COL number of Column addresses. NOTE: : this value is taken from the Device Information table above. Modify this value only in the table above.	MDCTL	0x021B0000	0xC31A0000
	BL	-	1	00080000	BL: Burst length. For DDR3, set to 1 for burst length 8.			^
	DSIZ	-	2		DSIZ: Data bus size. Note: this value is taken from the Device Information table above. Modify this value only in the table above.			

2. Gets updated here

3. Final register setting here

Device Information	
Memory type:	DDR3
Manufacturer:	someone
Memory part number:	something /
Density of each DDR3 device (Gb):	2
Number of DRAM devices per chip select	4
Density per chip select (Gb)1:	8
Number of Chip Selects used ²	2
Total DRAM density (Gb)	16 🚩
Number of ROW Addresses ²	15
Number of COLUMN Addresses ²	11
Number of BANKS ²	8
Bus Width (input 16, 32, or 64 bits) ²	32
Clock Cycle Freq (MHz)3	533
Clock Cycle Time (ns)	1.876

1. ROW, COL, Bus width are now changed from above

MMDC Control Parameter	N/A	control bit setting (decimal)	bit setting within register	Notes	Register name	Register address	Register value (HEX)			
SDE_0	-	1	80000000	SDE_0: Enable Chip Select 0, set to 0 (disable) or 1 (enable)						
SDE_1	-	1	40000000	SDE_1: Enable Chip Select 1, set to 0 (disable) or 1 (enable)						
ROW	-	4	04000000	ROW: number of ROW addresses. NOTE: this value is taken from the Device Information table above. Modify this value only in the table above.						
COL	-	2	00200000	COL number of Column addresses. NOTE: : this value is taken from the Device Information table above. Modify this value only in the table above.	MDCTL	0x021B0000	0xC4290000			
BL	-	1	00080000	BL: Burst length. For DDR3, set to 1 for burst length 8.						
DSIZ	-	1	00010000	DSIZ: Data bus size. Note: this value is taken from the Device Information table above, Modify this value only in the table above.						
•	DTIM shoop calle our met to be touched either them.									

2. Gets updated here

BTW, these cells are not to be touched either, they are automatically updated given previously entered parameters





Continued)

- Another detailed look...
- Let's say on MX6DQ, you had only one chip select populated (CS0)

How To Use Register Configuration RealView .inc file

Before, the MX6DQ register was as follows for the validation board which has DDR3 on both chips	selects
---	---------

MMDC Control Parameter	N/A	control bit setting (decimal)	bit setting within register	Notes	Register name	Register address	Register value (HEX)
SDE_0	-	1	80000000	SDE_0: Enable Chip Select 0, set to 0 (disable) or 1 (enable)			
SDE_1	-	1	40000000	SDE_1: Enable Chip Select 1, set to 0 (disable) or 1 (enable)			
ROW		3	03000000	ROW: number of ROW addresses. NOTE: this value is taken from the Device Information table above. Modify this value only in the table above.			
COL	-	1		COL number of Column addresses. NOTE: : this value is taken from the Device Information table above. Modify this value only in the table above.	MDCTL	0x021B0000	0xC31A0000
BL	-	1	00080000	BL: Burst length. For DDR3, set to 1 for burst length 8.			
DSIZ \	-	2	00020000	DSIZ: Data bus size. Note: this value is taken from the Device Information table above. Modify this value only in the table above.	,		

Now, after the change to enable CS0 only, here's what the register looks like


MMDC Control Parameter	N/A	control bit setting (decimal)	bit setting within register	Notes	Register name	Register	Register value (HEX)
SDE 0	11//	(uecillal)		SDE_0: Enable Chip Select 0, set to 0 (disable) or 1 (enable)	Register Haine	\ auuress	value (IILA)
SDE_1	-	0		SDE_1: Enable Chip Select 1, set to 0 (disable) or 1 (enable)			
ROW	-	3	03000000	ROW: number of ROW addresses. NOTE: this value is taken from the Device Information table above. Modify this value only in the table above.			
COL	- /	1		COL number of Column addresses. NOTE: : this value is taken from the Device Information table above. Modify this value only in the table above.	MDCTL	0x021B0000	0x831A0000
BL	-/	1 💌	00080000	BL: Burst length. For DDR3, set to 1 for burst length 8.			
DSIZ	/-	2	00020000	DSIZ: Data bus size. Note: this value is taken from the Device Information table above. Modify this value only in the table above.			

Clearing this means we are not enabling chip select 1

Register setting gets automatically updated



Continued)



.... M Register Programming Aid – Usage Overview (Continued)

MMDC Control Parameter	N/A	control bit setting (decimal)	bit setting within register	Notes	Register name	Register address	Register
SDE 0	-	1		SDE_0: Enable Chip Select 0, set to 0 (disable) or 1 (enable)	regions nume		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
SDE_1	-	1		SDE_1: Enable Chip Select 1, set to 0 (disable) or 1 (enable)			
				ROW: number of ROW addresses. NOTE: this value is taken		0v021B0000	0 0xC31A0000
ROW	-	3	03000000	from the Device Information table above. Modify this value			
				only in the table above.			
				COL number of Column addresses. NOTE: : this value is	MDCTL		
COL	-	1	00100000	taken from the Device Information table above. Modify this	WIDOTE	0002100000	0.00170000
				value only in the table above.			\
BL	-	1	00080000	BL: Burst length. For DDR3, set to 1 for burst length 8.			\
				DSIZ: Data bus size. Note: this value is taken from the Device	Э		\
DSIZ	-	2	00020000	Information table above. Modify this value only in the table			\ \
				above.			\

 This example from the MX6DQ DDR3 register programming aid illustrates that the register value for MDCTL in the "RealView .inc file" tab is taken directly from the MDCTL Register value cell in the "Register Configuration" tab

123 setmem /32 0x021b0004 = 0x0020036 // MMDC0_MDPDC 125 setmem /32 0x021b0008 = 0x09444040 // MMDC0_MDCFG 126 setmem /32 0x021b000c = 0x555A7975 // MMDC0_MDCFG 127 setmem /32 0x021b0010 = 0xFF538F64 // MMDC0_MDCFG 128 setmem /32 0x021b0014 = 0x01FF00DB // MMDC0_MDCFG 129 setmem /32 0x021b0018 = 0x00081740 // MMDC0_MDCFG 130 setmem /32 0x021b001c = 0x000088000 // MMDC0_MDCFG 132 setmem /32 0x021b002c = 0x0000026d2 // MMDC0_MDCR 133 setmem /32 0x021b0030 = 0x005A0E21 // MMDC0_MDCR 134 setmem /32 0x021b0040 = 0x00000027 // CS0_END 135 setmem /32 0x021b0000 = 0xC31A0000 // MMDC0_MDCTL 136 // Mode register writes // MMDC0_MDCTL	
125 setmem /32 0x021b0008 = 0x09444040 // MMDC0_MDOTC 126 setmem /32 0x021b000c = 0x555A7975 // MMDC0_MDCFG0 127 setmem /32 0x021b0010 = 0xFF538F64 // MMDC0_MDCFG1 128 setmem /32 0x021b0014 = 0x01FF00DB // MMDC0_MDCFG2 129 setmem /32 0x021b0016 = 0x00081740 // MMDC0_MDMISC 130 setmem /32 0x021b001c = 0x00008000 // MMDC0_MDSCB 132 setmem /32 0x021b002c = 0x000026d2 // MMDC0_MDRWD 133 setmem /32 0x021b0030 = 0x005A0E21 // MMDC0_MDCR 134 setmem /32 0x021b0040 = 0x00000027 // CS0_END 135 setmem /32 0x021b0000 = 0xC31A0000 // MMDC0_MDCTL 136 // Mode register writes // MMDC0_MDCTL // MMDC0_MDCTL	
126 setmem /32 0x021b000c = 0x555A7975 // MMDC0_MDCFG0 127 setmem /32 0x021b0010 = 0xFF538F64 // MMDC0_MDCFG1 128 setmem /32 0x021b0014 = 0x01FF00DB // MMDC0_MDCFG2 129 setmem /32 0x021b0018 = 0x00081740 // MMDC0_MDMISC 130 0x021b001c = 0x00008000 // MMDC0_MDSCB 132 setmem /32 0x021b002c = 0x000026d2 // MMDC0_MDRWD 133 setmem /32 0x021b0030 = 0x005A0E21 // MMDC0_MDCR 134 setmem /32 0x021b0040 = 0x00000027 // CS0_END 135 setmem /32 0x021b0000 = 0xC31A0000 // MMDC0_MDCTL 136 // Mode register writes // MMDC0_MDCTL // MMDC0_MDCTL	
127 setmem /32 0x021b0010 = 0xFF538F64 // MMDC0_MDCFG1 128 setmem /32 0x021b0014 = 0x01FF00DB // MMDC0_MDCFG2 129 setmem /32 0x021b0018 = 0x00081740 // MMDC0_MDMISC 130 0x021b001c = 0x00008000 // MMDC0_MDSCB 132 setmem /32 0x021b002c = 0x000026d2 // MMDC0_MDRWD 133 setmem /32 0x021b0030 = 0x005A0E21 // MMDC0_MDCR 134 setmem /32 0x021b0040 = 0x00000027 // CS0_END 135 setmem /32 0x021b0000 = 0xC31A0000 // MMDC0_MDCTL 136 // Mode register writes	
128 setmem /32 0x021b0014 = 0x01FF00DB // MMDC0_MDCFG2 129 setmem /32 0x021b0018 = 0x00081740 // MMDC0_MDMISC 130 0x021b001c = 0x00008000 // MMDC0_MDSCB 132 setmem /32 0x021b002c = 0x000026d2 // MMDC0_MDRWD 133 setmem /32 0x021b0030 = 0x005A0E21 // MMDC0_MDCR 134 setmem /32 0x021b0040 = 0x00000027 // CS0_END 135 setmem /32 0x021b0000 = 0xC31A0000 // MMDC0_MDCTL 136 // Mode register writes	
129 setmem /32	
130 0x021b001c = 0x00008000 // MMDC0_MDSCB. 132 setmem /32 0x021b002c = 0x000026d2 // MMDC0_MDRWD 133 setmem /32 0x021b0030 = 0x005A0E21 // MMDC0_MDCR 134 setmem /32 0x021b0040 = 0x00000027 // CS0_END 135 setmem /32 0x021b0000 = 0x031A0000 // MMDC0_MDCTL 136 // Mode register writes	
131 setmem /32 0x021b001c = 0x00008000 // MMDC0_MDSCB, 132 setmem /32 0x021b002c = 0x000026d2 // MMDC0_MDRWD 133 setmem /32 0x021b0030 = 0x005A0E21 // MMDC0_MDOR 134 setmem /32 0x021b0040 = 0x00000027 // C50_END 135 setmem /32 0x021b0000 = 0xC31A0000 // MMDC0_MDCTL 136 // Mode register writes	
132 setmem /32 0x021b002c = 0x000026d2 // MMDC0_MDRWD 133 setmem /32 0x021b0030 = 0x005A0E21 // MMDC0_MDCR 134 setmem /32 0x021b0040 = 0x00000027 // es0_END 135 setmem /32 0x021b0000 = 0xC31A0000 // MMDC0_MDCTL 136 // Mode register writes	
133 setmem /32 0x021b0030 = 0x005A0E21 // MMDC0_MDOR 134 setmem /32 0x021b0040 = 0x00000027 // CS0_END 135 setmem /32 0x021b0000 = 0xC31A0000 // MMDC0_MDCTL 136 // Mode register writes	set th
134 setmem /32	recor
135 setmem /32	
136 // Mode register writes	
137 setmem /32 0x021b001c = 0x04088032 // MMDC0 MDSCR,	MR2
138 setmem /32	MR3
139 setmem /32	MR1
140 setmem /32	MR0
141 setmem /32	ZQ ca
142	
143 setmem /32	
144 setmem /32	MR2
145 setmem /32	








 MX6DQ DDR3 Example (based on DDR3 validation board)















	DDR_INPUT	0	00000000	0: CMOS mode (recommended) 1: Differential input mode	IOMUXC_SW_PAD_CTL_PA	7		[
SDCLK_0, SDCLK_1	_			000: output driver disabled	1	0x020e0588	0x00000030	
SBCER_0, SBCER_1	DSE	110	00000030	001: Weakest	IOMUXC_SV_PAD_CTL_PA DRAM_SDCLK_1	D_ 0x020e0594	0.0000000000000000000000000000000000000	
				 111: Strongest	D11111-[00001-[1			
				DDR Select Field Select one out of next values for pad: DRAM_RESET.		0 " "	f "!O!	41.157 (7. 6
				00 Reserved				MUX part" of
	DDR_SEL	11	000C0000	01 Reserved 10 LPDDR2 mode (2400km driver unit calibration, 240, 120, 80, 60, 48, 40, 32		DRAM Reg	ister Pro	gramming aid
	_			Ohm drive strengths at 1.2V)	IOMUXC_SV_PAD_CTL_PA	<u> </u>		
DRAM_RESET				11 DDR3 mode (2400hm driver unit calibration, 240, 120, 80, 60, 48, 40, 32 Ohm	DRAM_RESET	0x020e057c	0x000C0030	
				drive strengths at 1.5V 0: CMOS mode (recommended)	-			
	DDR_INPUT	0	00000000	1: Differential input mode				
	505		00000030	000: output driver disabled 001: Weakest		Note, for S	abre boa	ards with only
	DSE	110	00000030	III: Strongest		one CS po	pulated,	we found we can
	DDR_INPUT	0	00000000	0: CMOS mode (recommended)		reduce all l	DRAM IO	D DSE to 101
				Differential input mode Use the state of the sta	/ /			
	HYS	0	00000000	1: Hysteresis enable				
				Pull Up / Down Config. Field 00: 100KOhm Pull Down (recommended)				
SDCKE0, SDCKE1 (DSE (drive strength) configured in CTLDS)	PUS	0	00000000	01: 47KOhm Pull Up				
				10: 100KOhm Pull Up 11: 22KOhm Pull Up	IOMUXC_SV_PAD_CTL_PA DRAM_SDCKE0	.D_ 0x020e0590		
	PUE	1	00002000	Pull / Keep Select Field 0: Keeper	IOMUXC_SV_PAD_CTL_PA		0x00003000	
CILDS)	PKE		00001000	Pull / Keep Enable Field	DRAM_SDCKE1	.b_ 0,020e0030		
	PKE	1	00001000	0: Pull/Keeper Disabled 1: Pull/Keeper Enabled (recommended)				
				On Die Termination Field 000: off (recommended)				
	ODT	000	00000000	001 120 Ohm ODT				
				110 20 Ohm ODT				
		_		0: CMOS mode (recommended)		+		
	DDR_INPUT	0	00000000	1: Differential input mode				
	HYS	0	00000000	0: Hysteresis disable (recommended) 1: Hysteresis enable				
				Pull Up / Down Config. Field 00: 100KOhm Pull Down (recommended)	1			
	PUS	0	00000000	01: 47KOhm Pull Up				
				10: 100KOhm Pull Up 11: 22KOhm Pull Up				
	PUE	1	00002000	Pull / Keep Select Field	IOMUXC_SW_PAD_CTL_PA DRAM_SDODT0			
SDODTO, SDODT1				0: Keeper Pull / Keep Enable Field	1 -	0x020e059c	0x00003030	
,	PKE	1	00001000	0: Pull/Keeper Disabled 1: Pull/Keeper Enabled (recommended)	IOMUXC_SV_PAD_CTL_PA DRAM_SDODT1	.D_ 0x020e05a0		
				On Die Termination Field	1			
	ODT	000	00000000	000: off (recommended) 001 120 Ohm ODT				
	וטט	000	0,000000	 110 20 Ohm ODT				
				111 RESERVED	_			
	DOE	110 K	00000030	000: output driver disabled 001: Weakest				
	DSE	110	00000030	 111: Strongest				
-				m. orrongest	-			



Continuation of "IOMUX part" of DRAM Register Programming aid

	Many IO's are	grouped together		DRAM Regist	ster Programming aid		
BODS, B1DS, B2DS, B3DS, B4DS B5DS, B6DS, B7DS (DRAM data byte groups)	DSE	110	00000030	000: output driver disabled 001: Weakest 111: Strongest	IOMUXC_SW_PAD_CTL_PAD_ DRAM_B(7:0)DS	0x020e0784 0x020e0788 0x020e0794 0x020e079c 0x020e07a0 0x020e07a4 0x020e07a8	0x00000030
ADDDS (DRAM Address pads A[15:0] and SDBA[2:0])	DSE	110	00000030	000: output driver disabled 001: Weakest 111: Strongest	IOMUXC_SW_PAD_CTL_PAD_ DRAM_ADDDS	0x020e074c	0x00000030
CTLDS (DRAM Control pads CS0, CS1, SDBA SDCKE0, SDCKE1, SDVE)	AA2, DSE	110	00000030	000: output driver disabled 001: Weakest 111: Strongest	IOMUXC_SV_PAD_CTL_GRP_ CTLDS	0x020e078c	0×00000030
DDRMODE_CTL	DDR_INPUT	1	00020000	DRAM_SDQS2 DRAM_SDQS3 DRAM_SDQS4 DRAM_SDQS5 DRAM_SDQS6 DRAM_SDQS7). 0: CMOS input type 1: Differential input mode (recommended)	IOMUXC_SW_PAD_CTL_GRP_ DDRMODE_CTL	0x020e0750	0x00020000
DDRMODE	DDR_INPUT	1	00020000	DDR / CMOS Input Mode Field Selectione out of next values for group: DDRMODE (Pads: DRAM_D[63:0]). 0: CMOS input type 1: Differential input mode (recommended)	IOMUXC_SV_PAD_CTL_GRP_ DDRMODE	0x020e0774	0x00020000
DDR_TYPE	DDR_SEL	11	000C0000	10: LPDDR2 mode (2400hm driver unit calibration, 240, 120, 80, 60, 48, 40, 34 Ohm drive strengths) at 1.2V power 11: DDR3 mode (2400hm driver unit calibration, 240, 120, 80, 60, 48, 40, 34 Ohm drive strengths) at 1.5V power (required for DDR3)	IOMUXC_SW_PAD_CTL_GRP_ DDR_TYPE	0x020e0798	0x000C0000
DDRPKE	PKE	0	00000000	Pull / Keep Enable Field for DDR pads 0: Pull/Keeper Disabled (recommended) 1: Pull/Keeper Enabled	IOMUXC_SW_PAD_CTL_GRP_ DDRPKE	0x020e0758	0x00000000





				For Sabre boards with CS1 not po	ppulated, we		
		control bit setting	bit setting within	need to clear this bit (SDE_1)		Register	Register
MMDC Control Parameter	N/A	(decimal)	register	Notes	Register name	address	value (HEX)
SDE_0	-	1 ./	80000000	SDE_0: Enable Chip Select 0, set to 0 (disable) or 1 (enable)			
SDE_1	-	1 -	40000000	SDE_1: Enable Chip Select 1, set to 0 (disable) or 1 (enable)			
				ROW: number of ROW addresses. NOTE: this value is taken from			
ROW	-	3	03000000	the Device Information table above. Modify this value only in the			
				table above.			
				COL number of Column addresses. NOTE: : this value is taken	MDCTL	0x021B0000	0xC31A0000
COL	-	1	00100000	from the Device Information table above. Modify this value only in	MDCTL	0.02100000	0.0001700000
				the table above.			
BL	-	1	00080000	BL: Burst length. For DDR3, set to 1 for burst length 8.			
DSIZ	-	2	00020000	DSIZ: Data bus size. Note: this value is taken from the Device Information table above. Modify this value only in the table above.	These are aut from previous		•

MMDC timing parameter (DDR device timing parameter)	value from DDR data sheet (ns)	Clock Cycle or Binary Setting	bit setting within register	Notes	Register name	Register address (HEX)	Register value (HEX)
tCKE	5.625	3	00020000	tCVCDV. This field determines the amount of all	e two separate se	O .	
tCKSRX	10	6	00000030	selfrefresh exit. Obtain this value from DDR3 dat TIRST FOR IT	itialization, the se		0x00020036
tCKSRE	10	6	00000006	If CKSRF - This field determines the amount of clot	oower savings, it end of initialization		
PWDT 1	-	5	00005000	Power Down Timer - Chip Select 1. Freescale validation determined a value of 5 was the most optimal. For systems with only one chip select with devices on CS0, these bits don't apply, but keeping them set will allow backwards compatibility with systems with two chip selects.	MDPDC	0x021B0004	1
PWDT_0	_	5	00000500	Power Down Timer - Chip Select 0. Freescale validation determined a value of 5 was the most optimal.			0x00025576
				Parallel power down entry to both chip selects. Leave this set so that both chip selects will enter power down together. For systems with only one chip select, this bit doesn't apply, but keeping it set will allow backwards compatibility with systems			

JEDEC standard timing parameters, obtain value from DDR3 data sheet

For Sabre boards with CS1 not populated, we can keep these parameters untouched as they have no adverse affect and will minimize differences between init scripts



BOTH_CS_PD

00000040



h				+		i	
tAOFPD	2	2	08000000	tAOFPD - This field determines the time between termination cuircuit starts to turn off the ODT resistance till termination has reached high impedance. Obtain this value from DDR3 data sheet.			
tAONPD	2	2	01000000	tAONPD - This field determines the time between termination cuircuit gets out of high impedance and begins to turn on till ODT resistance are fully on. Obtain this value from DDR3 data sheet.			
tANPD	-	5	00400000	tANPD - Asynchronous ODT to power down entry delay. In DDR3 should be set to tCWL-1. Obtain this value from DDR3 data sheet. This is also calcuated from MDCGFG1[tCWL]. tAXPD - Asynchronous ODT to power down exit delay. In DDR3	MDOTC	0x021B0008	0×09444040
tAXPD	-	5	00040000	should be set to tCWL-1. Obtain this value from DDR3 data sheet. This is also calcuated from MDCGFG1[tCWL]. tODTLon - This field determines the delay between ODT signal and			
tODTLon	_	4	00004000	the associated RTT, where according to JEDEC standard it equals WL(write latency) - 2. Therefore, the value that is configured to tODTLon field should correspond the value that is configured to MDCGFG1[tCWL]. Obtain this value from DDR3 data sheet. This is also calcuated from MDCGFG1[tCWL].	These are auto		•
tODT_idle_off	-	4	00000040	memory ODT off. Obtain this value from DDR3 data sheet. Usually just tCWL-2.			
tRFC	160	86	55000000	tRFC - Refresh command to Active or Refresh command time. Obtain this value from DDR3 data sheet.			
tXS	170	91	005A0000	tXS - Exit self refresh to non READ command. Obtain this value from DDR3 data sheet. tXP - Exit power down with DLL-on to any valid command. Obtain			
tXP	6	4	00006000	this value from DDR3 data sheet.	MDCFG0	0x021B000C	0x555A7975
tXPDLL	24	13	00001800	tXDPLL - Exit precharge power down with DLL frozen to commands requiring DLL. Obtain this value from DDR3 data sheet. tFAW - Four Active Window (all banks). Obtain this value from			
tFAW	45	24	00000170	DDR3 data sheet.			
tCL	13.5	8	00000005	tCL - CAS Read Latency. Obtain this value from DDR3 data sheet.			

JEDEC standard timing parameters, obtain value from DDR3 data sheet





NP

.M Register Programming Aid – Walkthrough

K			JEDEC	standard timing	parameters, obtain	valu	e from DDR3 of	data sheet	
tRCD	13.5	8			<u> </u>			1	1
tRP	13.5	8	1C000000	tRP - Precharge command per DDR3 data sheet.	iod (same bank). Obtain this value from	n			
IRP	13.5		1000000		sh command period (same bank). Obta	in			
tRC	49.5	27	03400000	this value from DDR3 data she		""			
					mmand period (same bank). Obtain thi	s			
tRAS	36	20	00130000	value from DDR3 data sheet.	, , ,		MDOFO	0.00450040	
					period. Obtain this value from DDR3	data	MDCFG1	0x021B0010	0xFF538F64
tRPA	-	1	0008000	sheet.					
tWR	15	8	00000E00	data sheet.	ame bank). Obtain this value from DDF	(3			
LWK	10	0	000000000		nmand cycle (all banks). Obtain this va	lue			
	_	12			3 mode this field shoud be set to max	ide			
tMRD			00000160	(tMRD,tMOD).					
tCWL	_	6	00000004	tCWL - CAS Write Latency. Ob	tain this reduce for an DDDO date about				
tDLLK	-	512	01FF0000	tDLLK - DLL locking time. 512	MMDC pin		Chip select 0 pin	Chip sele	ct 1 pin
				tRTP - Internal READ comman		A3		A4	
tRTP	7.5	4	000000C0	bank). Obtain this value from D					
				tWTR - Internal WRITE to REA		A4		A3	
tWTR	7.5	4	00000018	value from DDR3 data sheet. tRRD - Active to Active comma	A5	A5		A6	
tRRD	6	4	00000003	from DDR3 data sheet.	A6	A6		A5	
tXPR	170	91	005A0000	tXPR - Obtain this value from [A7	A7		A8	
SDE to RST	-	13	00000E00	SDE to RST	AB			A7	
RST_to_CKE	-	32	00000021	RST_to_CKE	7-2	A8		1	
					80	B0		B1	
		control bit setting	bit setting within	ո	B1	B1		B0	
MMDC Control Parameter									
IMMEG CONTROL GRANICIC	N/A	(decimal)	register						
MINDO CONTOTT Granteter	N/A	(decimal)	register		which chip select the associated calibrates and the control of the				
	N/A	(decimal)		is targetted to. Set to 0 for CS0	or 1 for CS1. Note if both chip selects		4		
CALIB_PER_CS	- N/A	(decimal)	register	is targetted to. Set to 0 for CS0	or 1 for CS1. Note if both chip selects	are	1		
	N/A	(decimal)		is targetted to. Set to 0 for CS0 populated_recommend to set to ADDR_MIRROR: for DDR3, ac	or 1 for CS1. Note if both chip selects	are	1		
	N/A	(decimal)		is targetted to. Set to 0 for CS0 populated, recommend to set to ADDR_MIRROR: for DDR3, ac [A5,A6], [A7,A8], [B0,B1] are so routing of the DDR device on C	or 1 for CS1. Note if both chip selects on didress bits in the following pairs [A3,A-wapped from the MMDC to CS1 to aid CS1. As DDR devices on CS1 are place	are 1], in ed on	Needs to align	with hoar	rd lavout
	N/A	(decimal)		is targetted to. Set to 0 for CS0 copulated, recommend to set to ADDR_MIRROR: for DDR3, ac [A5,A6], [A7,A8], [B0,B1] are surrouting of the DDR device on C the opposite side of the board to the composite side of the composite side side side side side side side sid	or 1 for CS1. Note if both chip selects 0.0 ddress bits in the following pairs [A3,A-wapped from the MMDC to CS1 to aid S1. As DDR devices on CS1 are plac from CS0, swapping these signals aids	are 1], in ed on	Needs to align		•
CALIR_PER_CS	N/A	(decimal)	0000000	is targetted to. Set to 0 for CS0 nopulated, recommend to set it ADDR MIRROR: for DDR3, ac [A5,A6], [A7,A8], [B0,B1] are surouting of the DDR device on C the opposite side of the board the board routing. If the board	or 1 for CS1. Note if both chip selects of the condition of the conditions of the condition	are 1], in ed on s in			•
	N/A	(decimal)		is targetted to. Set to 0 for CS0 populated, recommend to set the ADDR_MIRROR: for DDR3, acc [A5,A6], [A7,A8], [B0,B1] are so routing of the DDR device on C the opposite side of the board the board routing. If the board signals accordingly, then set the	or 1 for CS1. Note if both chip selects on the conditions of the c	are 1], in ed on s in	Sabre boards	don't popu	•
CALIR_PER_CS	N/A	(decimal)	00080000	is targetted to. Set to 0 for CS0 concluded, recommend to set to ADDR_MIRROR: for DDR3, ac [A5,A6], [A7,A8], [B0,B1] are so routing of the DDR device on C the opposite side of the board the board routing. If the board signals accordingly, then set the LHD. Latency hiding disable.	or 1 for CS1. Note if both chip selects on Address bits in the following pairs [A3,A4 wapped from the MMDC to CS1 to aid CS1. As DDR devices on CS1 are plac from CS0, swapping these signals aids enables this feature and routes these is bit. Otherwise, this bit should be cle recommend to clear this bit to enable	are 1], in ed on s in		don't popu	•
CALIB_PER_CS ADDR_MIRROR		1	0000000	is targetted to. Set to 0 for CS0 populated, recommend to set in ADDR. MIRROR: for DDR3, ac [A5,A6], [A7,A8], [B0,B1] are surrouting of the DDR device on C the opposite side of the board in the board routing. If the board signals accordingly, then set the LHD. Latency filding disable. Ratency hiding and improve per	or 1 for CS1. Note if both chip selects on Address bits in the following pairs [A3,A4 wapped from the MMDC to CS1 to aid CS1. As DDR devices on CS1 are plac from CS0, swapping these signals aids enables this feature and routes these is bit. Otherwise, this bit should be cle recommend to clear this bit to enable	are 1], in ed on s in ared.	Sabre boards	don't popu	•
CALIR_PER_CS ADDR_MIRROR		1	00080000	is targetted to. Set to 0 for CS0 nonulated, recommend to set the ADDR_MIRROR: for DDR3, ac [A5,A6], [A7,A8], [B0,B1] are so routing of the DDR device on C the opposite side of the board the board routing. If the board signals accordingly, then set the LHD. Latency hiding and improve per WALAT: Write Additional latenuboard design should ensure the	or 1 for CS1. Note if both chip selects on Address bits in the following pairs [A3,A-wapped from the MMDC to CS1 to aid CS1. As DDR devices on CS1 are plac from CS0, swapping these signals aid enables this feature and routes these is bit. Otherwise, this bit should be cle ecommend to clear this bit to enable formance. ov. Recommend to clear these bits. Prat the DDR3 devices are placed close	are 1], in ed on s in ared.	Sabre boards	don't popu	•
CALIR_PER_CS ADDR_MIRROR LHD		1 0	00080000	is targetted to. Set to 0 for CS0 conjulated, recommend to set in ADDR_MIRROR: for DDR3, ac [A5,A6], [A7,A8], [B0,B1] are so routing of the DDR device on C the opposite side of the board the board routing. If the board signals accordingly, then set the LHD. Latency hiding and improve per WALAT: Write Additional latent board design should ensure the enough to the MMDC to ensure	or 1 for CS1. Note if both chip selects 0.0 didress bits in the following pairs [A3,A4 wapped from the MMDC to CS1 to aid SS1. As DDR devices on CS1 are plac from CS0, swapping these signals aid enables this feature and routes these iis bit. Otherwise, this bit should be cle recommend to clear this bit to enable formance. cy. Recommend to clear these bits. Pr	are 1], in ed on s in ared.	Sabre boards	don't popu	•
CALIB_PER_CS ADDR_MIRROR		1	00080000	is targetted to. Set to 0 for CS0 populated, recommend to set it ADDR MIRROR: for DDR3, ac [A5,A6], [A7,A8], [B0,B1] are so routing of the DDR device on C the opposite side of the board in the board routing. If the board signals accordingly, then set the LPID. Latericp in tiding disable. Ratency hiding and improve per WALAT: Write Additional latent board design should ensure the enough to the MMDC to ensure than 1 cycle.	or 1 for CS1. Note if both chip selects 0.0 didress bits in the following pairs [A3,A4 wapped from the MMDC to CS1 to aid S1. As DDR devices on CS1 are plac from CS0, swapping these signals aid enables this feature and routes these is bit. Otherwise, this bit should be cle recommend to clear this bit to enable formance. cy. Recommend to clear this bit. Prat the DDR3 devices are placed close e the shew between CLK and DQS is I	are 4], in ed on s in ared.	Sabre boards CS1, so clear	don't popu	ulate
CALIR_PER_CS ADDR_MIRROR LHD WALAT		1 0	00000000 00000000 00000000	is targetted to. Set to 0 for CS0 populated, recommend to set it ADDR_MIRROR: for DDR3, ac [A5,A6], [A7,A8], [B0,B1] are so routing of the DDR device on C the opposite side of the board in the board routing. If the board signals accordingly, then set the LHD. Latency hiding disable. Relatency hiding and improve per WALAT: Write Additional latenuboard design should ensure the enough to the MMDC to ensure than 1 cycle. BI_ON: Bank Interleaving On. I	or 1 for CS1. Note if both chip selects on didress bits in the following pairs [A3,A4 wapped from the MMDC to CS1 to aid S1. As DDR devices on CS1 are plac from CS0, swapping these signals aid enables this feature and routes these is bit. Otherwise, this bit should be cle recommend to clear this bit to enable formance. by Recommend to clear these bits. Prat the DDR3 devices are placed close the shew between CLK and DQS is IRecommend to set this bit to enable bits.	are 4], in ed on s in ared.	Sabre boards CS1, so clear	don't popu	ulate
CALIR_PER_CS ADDR_MIRROR LHD WALAT BI_ON		1 0	00080000 00000000 00000000 00001000	is targetted to. Set to 0 for CS0 concluded, recommend to set to ADDR_MIRROR: for DDR3, ac [A5,A6], [A7,A8], [B0,B1] are so routing of the DDR device on C the opposite side of the board the board routing. If the board signals accordingly, then set the LHD. Latency hiding and improve per WALAT: Write Additional latend board design should ensure the enough to the MMDC to ensure than 1 cycle. Bl_ON: Bank Interleaving On. Interleaving; improves performations.	or 1 for CS1. Note if both chip selects on didress bits in the following pairs [A3,A-wapped from the MMDC to CS1 to aid CS1. As DDR devices on CS1 are plac from CS0, swapping these signals aid enables this feature and routes these is bit. Otherwise, this bit should be cle ecommend to clear this bit to enable formance. cy. Recommend to clear these bits. Prat the DDR3 devices are placed close at the shew between CLK and DQS is I Recommend to set this bit to enable be ance.	are 1], in ed on s in ared.	Sabre boards CS1, so clear	don't popu	ulate
CALIR_PER_CS ADDR_MIRROR LHD WALAT		0 0 0	00000000 00000000 00000000	is targetted to. Set to 0 for CS0 populated, recommend to set to ADDR. MIRROR: for DDR3, ac [A5,A6], [A7,A8], [B0,B1] are surouting of the DDR device on C the opposite side of the board in the board routing. If the board signals accordingly, then set the LHD. Latency hiding disable: Ratency hiding and improve per WALAT: Write Additional latency board design should ensure the enough to the MMDC to ensure than 1 cycle. BI_ON: Bank Interleaving On. I interleaving; improves performs. Set to 0; not applicable to DDR.	or 1 for CS1. Note if both chip selects on didress bits in the following pairs [A3,A-wapped from the MMDC to CS1 to aid CS1. As DDR devices on CS1 are plac from CS0, swapping these signals aid enables this feature and routes these is bit. Otherwise, this bit should be cle ecommend to clear this bit to enable formance. cy. Recommend to clear these bits. Prat the DDR3 devices are placed close at the shew between CLK and DQS is I Recommend to set this bit to enable be ance.	are 4], in ed on s in ared.	Sabre boards CS1, so clear	don't popu	ulate
CALIR_PER_CS ADDR_MIRROR LHD WALAT BI_ON		0 0 0	00080000 00000000 00000000 00001000	is targetted to. Set to 0 for CS0 populated, recommend to set to ADDR. MIRROR: for DDR3, ac [A5,A6], [A7,A8], [B0,B1] are surouting of the DDR device on C the opposite side of the board in the board routing. If the board signals accordingly, then set the LHD. Latency hiding disable: Ratency hiding and improve per WALAT: Write Additional latency board design should ensure the enough to the MMDC to ensure than 1 cycle. BI_ON: Bank Interleaving On. I interleaving; improves performs. Set to 0; not applicable to DDR	or 1 for CS1. Note if both chip selects of 1 didress bits in the following pairs [A3,A-wapped from the MMDC to CS1 to aid S1. As DDR devices on CS1 are plac from CS0, swapping these signals aid enables this feature and routes these is bit. Otherwise, this bit should be cle tecomment to clear this bit to enable formance. cy. Recommend to clear these bits. Prat the DDR3 devices are placed close to the shew between CLK and DQS is I Recommend to set this bit to enable because.	are 4], in ed on s in ared.	Sabre boards CS1, so clear	don't popu	ulate
ADDR_MIRROR LHD WALAT BI_ON LPDDR2_S2		0 0 0	00000000 00000000 00000000 00001000 000000	is targetted to. Set to 0 for CS0 populated, recommend to set it ADDR MIRROR: for DDR3, ac [A5,A6], [A7,A8], [B0,B1] are so routing of the DDR device on C the opposite side of the board routing. If the board signals accordingly, then set the LHD. Latency hiding disabler. Ratency hiding and improve per WALAT: Write Additional latenboard design should ensure the enough to the MMDC to ensure than 1 cycle. BI_ON: Bank Interleaving On. Interleaving; improves performs Set to 0; not applicable to DDR MIF3_MODE: Command prediperformance.	or 1 for CS1. Note if both chip selects on didress bits in the following pairs [A3,A4 wapped from the MMDC to CS1 to aid S1. As DDR devices on CS1 are plac from CS0, swapping these signals aid enables this feature and routes these is bit. Otherwise, this bit should be cle recommend to clear this bit to enable formance. by Recommend to clear this bit to enable be at the shew between CLK and DQS is I Recommend to set this bit to enable be ance. Recommend to set this bit to enable be ance. constant of the	are 4], in ed on s in ared. opper ess ank	Sabre boards CS1, so clear	don't popu	ulate
ADDR_MIRROR LHD WALAT BI_ON LPDDR2_S2 MIF3_MODE		0 0 0 1 0 3	00000000 00000000 00000000 00001000 000000	is targetted to. Set to 0 for CS0 populated, recommend to set it ADDR_MIRROR: for DDR3, ac [A5,A6], [A7,A8], [B0,B1] are so routing of the DDR device on C the opposite side of the board in the board routing. If the board signals accordingly, then set the LHD. Latency hiding disable. Relatency hiding and improve per WALAT: Write Additional latenboard design should ensure the enough to the MMDC to ensure than 1 cycle. BI_ON: Bank Interleaving On. Interleaving; improves performs Set to 0; not applicable to DDR MIF3_MODE: Command prediperformance. RALAT: Read Additional Laten	or 1 for CS1. Note if both chip selects of 1 didress bits in the following pairs [A3,A-wapped from the MMDC to CS1 to aid S1. As DDR devices on CS1 are plac from CS0, swapping these signals aid enables this feature and routes these is bit. Otherwise, this bit should be cle tecomment to clear this bit to enable formance. cy. Recommend to clear these bits. Prat the DDR3 devices are placed close to the shew between CLK and DQS is I Recommend to set this bit to enable because.	are 4], in ed on s in ared.	Sabre boards CS1, so clear	don't popu this bit	0x00081740
ADDR_MIRROR LHD WALAT BI_ON LPDDR2_S2 MIF3_MODE RALAT		0 0 0 1 0 3 5	00000000 00000000 00000000 00001000 000000	is targetted to. Set to 0 for CS0 populated, recommend to set it ADDR MIRROR: for DDR3, ac [A5,A6], [A7,A8], [B0,B1] are so routing of the DDR device on C the opposite side of the board in the board routing. If the board signals accordingly, then set the LFID. Latericy hiding disable. Ratency hiding and improve per WALAT: Write Additional latern board design should ensure the enough to the MMDC to ensure than 1 cycle. BI_ON: Bank Interleaving On. interleaving; improves performs Set to 0; not applicable to DDR MIF3_MODE: Command prediperformance. RALAT: Read Additional Latern DDR_4_BANK: set to 0 for 8 bit taken from the Device Informat.	or 1 for CS1. Note if both chip selects on didress bits in the following pairs [A3,A-wapped from the MMDC to CS1 to aid S1. As DDR devices on CS1 are plac from CS0, swapping these signals aid enables this feature and routes these is bit. Otherwise, this bit should be cle recommend to clear this bit to enable formance. by Recommend to clear this bit to enable be at the DDR3 devices are placed close to the shew between CLK and DQS is I Recommend to set this bit to enable be ance. Brecommend to set this bit to enable be ance. Ction working mode; set to 0x3 for opticy. Set to 0x5 for optimal performance.	are ‡], in ed on s in ared. pper ess ank mal	Sabre boards CS1, so clear	don't popu this bit 0x021B0018 libration pa	oxooo81740
CALIR_PER_CS ADDR_MIRROR LHD WALAT BI_ON LPDDR2_S2 MIF3_MODE RALAT DDR_4_BANK		0 0 0 1 0 3 5	00000000 00000000 00000000 00000000 0000	is targetted to. Set to 0 for CS0 populated, recommend to set it ADDR_MIRROR: for DDR3, ac [A5,A6], [A7,A8], [B0,B1] are so routing of the DDR device on C the opposite side of the board in the board routing. If the board signals accordingly, then set the LFD. Latency hiding gliable. Retained hiding and improve per WALAT: Write Additional latenboard design should ensure the enough to the MMDC to ensure than 1 cycle. BI_ON: Bank Interleaving On. Interleaving; improves performs Set to 0; not applicable to DDR MIF3_MODE: Command prediperformance. RALAT: Read Additional Laten DDR_4_BANK: set to 0 for 8 b taken from the Device Informat the table above.	or 1 for CS1. Note if both chip selects on didress bits in the following pairs [A3,A4 wapped from the MMDC to CS1 to aid S1. As DDR devices on CS1 are plac from CS0, swapping these signals aid enables this feature and routes these is bit. Otherwise, this bit should be cle recommend to clear this bit to enable formance. by Recommend to clear this bit to enable be and the DDR3 devices are placed close to the shew between CLK and DQS is I Recommend to set this bit to enable be ance. Citizen the DR3 devices are placed close to the shew between CLK and DQS is I Recommend to set this bit to enable be ance. Citizen working mode; set to 0x3 for optimal cy. Set to 0x5 for optimal performance anks, 1 for 4 banks. NOTE: this value in table above. Modify this value only	are ‡], in ed on s in ared. pper ess ank mal	Sabre boards CS1, so clear	don't popu this bit 0x021B0018 libration pa	oxooo81740
CALIR_PER_CS ADDR_MIRROR LHD WALAT BI_ON LPDDR2_S2 MIF3_MODE RALAT DDR_4_BANK DDR_TYPE		1 0 0 1 0 3 5	0000000 0000000 0000000 0000000 0000000	is targetted to. Set to 0 for CS0 conclusted, recommend to set the ADDR_MIRROR: for DDR3, ac [A5,A6], [A7,A8], [B0,B1] are so routing of the DDR device on C the opposite side of the board in the board routing. If the board signals accordingly, then set the Lift Latency hiding and improve per WALAT: Write Additional latenboard design should ensure the enough to the MMDC to ensure than 1 cycle. BI_ON: Bank Interleaving On. Interleaving; improves perform Set to 0; not applicable to DDR MIF3_MODE: Command prediperformance. RALAT: Read Additional Laten DDR_4_BANK: set to 0 for 8 bit taken from the Device Informat the table above. DDR3 mode - set to 0. Do not of the position of the process of the commend of the commendation of the process of the commendation	or 1 for CS1. Note if both chip selects on didress bits in the following pairs [A3,A-wapped from the MMDC to CS1 to aid S1. As DDR devices on CS1 are plac from CS0, swapping these signals aid enables this feature and routes these is bit. Otherwise, this bit should be cle recommend to clear this bit to enable formance. by Recommend to clear this bit to enable be at the DDR3 devices are placed close the shew between CLK and DQS is In Recommend to set this bit to enable be ance. Recommend to set this bit to enable be ance. Cition working mode; set to 0x3 for optimal cy. Set to 0x5 for optimal performance anks, 1 for 4 banks. NOTE: this value in table above. Modify this value only change.	are ‡], in ed on s in ared. pper ess ank mal	Sabre boards CS1, so clear	don't popu this bit 0x021B0018 libration pa	oxooo81740
CALIR_PER_CS ADDR_MIRROR LHD WALAT BI_ON LPDDR2_S2 MIF3_MODE RALAT DDR_4_BANK		0 0 0 1 0 3 5	00000000 00000000 00000000 00000000 0000	is targetted to. Set to 0 for CS0 populated, recommend to set it ADDR_MIRROR: for DDR3, ac [A5,A6], [A7,A8], [B0,B1] are so routing of the DDR device on C the opposite side of the board in the board routing. If the board signals accordingly, then set the LFD. Latency hiding gliable. Retained hiding and improve per WALAT: Write Additional latenboard design should ensure the enough to the MMDC to ensure than 1 cycle. BI_ON: Bank Interleaving On. Interleaving; improves performs Set to 0; not applicable to DDR MIF3_MODE: Command prediperformance. RALAT: Read Additional Laten DDR_4_BANK: set to 0 for 8 b taken from the Device Informat the table above.	or 1 for CS1. Note if both chip selects on didress bits in the following pairs [A3,A-wapped from the MMDC to CS1 to aid S1. As DDR devices on CS1 are plac from CS0, swapping these signals aid enables this feature and routes these is bit. Otherwise, this bit should be cle recommend to clear this bit to enable formance. by Recommend to clear this bit to enable be at the DDR3 devices are placed close the shew between CLK and DQS is In Recommend to set this bit to enable be ance. Recommend to set this bit to enable be ance. Cition working mode; set to 0x3 for optimal cy. Set to 0x5 for optimal performance anks, 1 for 4 banks. NOTE: this value in table above. Modify this value only change.	are ‡], in ed on s in ared. pper ess ank mal	Sabre boards CS1, so clear	don't popu this bit 0x021B0018 libration pa	ox00081740

freescale

Because this is a dedicated DDR3 programming aid, these values are pre-set and not to be changed

NXP

.M Register Programming Aid – Walkthrough

MMDC Parameter offset 0x100000000 control bit setting (decimal) register Mose: DO NOT retrigge the values discription in these cells instead, program the Durativity (see the DDR decision with number of devices per chip select, then add set this top in the gaps. End Address so colculated and red offset of 256MB. Note that the total DDR denies you for the gaps. End Address so colculated and offset of 256MB. Note that the total DDR denies you for State that so colculated and present the collaboration of the col								
sach DBR device and number of devices in the cells at the top of the page. End Address is calculated respit of each DBR device multiplies by the number of devices per chip select, then add offset of 256MB. Note that the total DBR density on CSD is offset by 100,000,000 with a first of 156MB. Note that the total DBR density on CSD is offset by 100,000,000 with offset 050 memory of the CSD memory region. Hence the control parameter NNA control bit setting division. MMDC Control Parameter NNA control bit setting (decimal) bit setting Without register NNA control bit setting without register. This field determines the Rit. Nom of the on chip ODT bytes? resistor during read accesses. Provide configuration, this applies to byte 7 with register address of NNC 1946 is not better than 100 Rit. Nom 30 Chm/37 Chm 010 Rit. Nom 30	MMDC Parameter	Address (starting at	control bit setting (decimal)		Notes	Register name	Register address	Register value (HEX)
MMDC Control Parameter N/A control bit setting (decimal) register Notes Register name Register address (HEX)	CS0_END	0x5000000	39	00000027	each DDR device and number of devices in the cells at the top of the page. End Address is calculated from cells above: Density of each DDR device multiplies by the number of devices per chip select, then add offset of 256MB. Note that the total DDR density on CSO is offset by 0x1000000, which is the starting address of the CSO memory region. Hence	MDASP	0x021B0040	0x00000027
resistor during read accesses. For x84 configuration, this applies to byte 7 with register address at 0x02 184818. 000 Rtt, Nom Disabled. 001 Rtt, Nom 120 Ohm/75 Ohm 010 Rtt, Nom 120 Ohm/75 Ohm 010 Rtt, Nom 30 Ohm/95 Ohm 010 Rtt, Nom 30 Ohm/95 Ohm 100 Rtt, Nom 30 Ohm/95 Ohm 100 Rtt, Nom 30 Ohm/95 Ohm 110 Rtt, Nom 20 Ohm/95 Ohm 110 Rtt, Nom 120 Ohm/95 Ohm 110 Rtt, Nom 20 Ohm/95 Ohm 110 Rtt, Nom 120 Ohm/95 Ohm 110 Rtt, Nom 20 Ohm/95 Ohm 110 Rtt, Nom	MMDC Control Parameter	N/A	control bit setting (decimal)		Notes	Register name	Register address	Register value (HEX)
ODT_RD_PAS_EN - 1 00000004 The passes are boards with devices on both chip selects, this bit is generally set as the board layout considers termination applied for the non-active chip select device. For boards with a device on only one chip select, this bit can be cleared, however, leaving it set should not cause any issues. - 1 00000004 Active write CS_ODT pin is disabled during write access 1 Active CS_ODT pin is disabled during write access 1 Active CS_ODT pin is disabled during write access 1 Active CS_ODT pin is disabled during write access 1 Active CS_ODT pin is disabled during write access 1 Active CS_ODT pin is disabled during write access 1 Active CS_ODT pin is disabled during write access 1 Active CS_ODT pin is disabled during write access 2 For Freescale boards with devices on both chip selects, this bit is generally set. In some cases, the board may be designed to account for the termination of only the other (passive) device during writes, hence this bit can be cleared. However, even in such a case, leaving it set does not cause any issues. For boards with only one chip select populated, it is recommended to set this bit. Hence, by default, this bit remains set 1 00000002 - 1 Inactive CS_ODT pin is disabled during write accesses to other CS 1 Inactive CS_ODT pin is disabled during write accesses to other CS 2 Inactive write CS_ODT pin is disabled during write accesses to other CS 3 Inactive CS_ODT pin is enabled during write accesses to other CS 4 Inactive CS_ODT pin is enabled during write accesses to other CS 5 For Freescale boards with devices on both chip selects, this bit is generally set as the board layout considers termination applied for the non-active chip select device. For boards with a device on only one chip select, this bit can be cleared, however, leaving it set should not cause any issues.	ODT_INT_RES ODT_INT_RES ODT_RD_ACT_EN ODT_RD_PAS_EN ODT_WR_ACT_EN		1 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	00002000 00000200 00000020 000000000 000000	resistor during fead accesses. For x64 configuration, this applies to byte 7 with register address at 0x021B4818. OND Rtt. Nom Disabled. OND Rtt. Nom Boohm/75 Ohm OND Rtt. Nom 60 Ohm/150 Ohm (default setting for FSL boards) OND Rtt. Nom 30 Ohm/37.5 Ohm OND Rtt. Nom 24 Ohm/30 Ohm OND CHILL Nom 24 Ohm/25 Ohm OND Rtt. Nom 17 Ohm/25 Ohm OND Rtt. Nom	MPODTCTRL	3	0x00011117

This gets calculated from the "density parameter per chip select "(cell C21). You can click on the cells to see the following formulas:

="0x"&DEC2HEX(((C21*1024*1024*1024)/8+ 256*1024*1024), 8)

=((((C19*C20*1024*1024*1024)/8+ 256*1024*1024)/(32*1024*1024))-1)

More details of this in the next slide





MDASP: CS0_END defines the <u>absolute</u> last address associated with CS0 with increments of 256Mb (32MB)
 CS0_END bit settings:

```
Register bit setting

0000000 - 256Mb(32MB)

0000001 - 512Mb

0000010 - 768Mb


. . .

0011111 - 8Gb (1GB)

0111111 - 16Gb (2GB)

1111111 - 32Gb (4GB)
```

- ➤ Note, these offsets *start* from address 0x0, in general CS0 starts at 0x10000000; these are not offsets from 0x10000000!
- > So, a CS0_END setting of 0000000 means that CS0 ends at 0x02000000 (before it begins).. Yeah, this setting is meaningless
 - Actually, any setting from 0000000 to 0000111 is meaningless (0000111 is 256MB (2Gb) which is 0x10000000)
 - Example, assume there is 1GB (8Gbits) of DDR3 memory on CS0



0xFFFFFFF: End of memory map

0x50000000: CS1 start

We know this address, simply by adding the density (1GB) to 0x10000000:

0x10000000 + 0x40000000 (1GB) = 0x50000000 But how do we calculate CS0 END bit setting?

0x10000000: CS0 start

To calculate CS0_END setting, first remember this is the absolute address starting from 0x0.

Next, as seen in the figure above, calculate the end address of CS0 by adding the DRAM density to 0x10000000.

Now that we have the end (absolute) address, take this value and divide by 256MB (32MB) then subtract 1 (since CS0_END = 0 starts at 256Mb).

Taking the example above, density = 1GB, so CS0 end is 0x10000000 + 0x40000000 = 0x50000000 (0x50000000 / 0x2000000) - 1 = 39 decimal (or 0x27) (or 0100111)

Generically: [(0x10000000 + density_MB) / 0x2000000] - 1 = CS0_END setting

32MB = 0x20000000








MDASP: CS0 END 2-channel LPDDR2

- Each channel has a set starting address
 - Channel 0: 0x80000000
 - Channel 1: 0x10000000
- You can use a 1-channel LPDDR2 device, need to pick a channel (channel 0 is most common choice)
 - MX6SL (aka Megrez) only has channel 0, so MMDC DRAM memory space starts at 0x80000000

- For MX6DQ (Arik) and MX6DL (Rigel), there are two MDASP CSO_X ENDER மாடி from from the first of the first



Calculate CS0_END for each channel

Channel 0: [(0x80000000 + density_MB) / 0x2000000] – 1

Example1: 2 chip select, each with 512MB, CS0_END=[(0x80000000+0x20000000)/0x2000000]-1=0x4F

Example2: 2 chip select, each with 256MB, CS0_END=[(0x80000000+0x10000000)/0x2000000]-1=0x47

Channel 1: [(0x10000000 + density_MB) / 0x2000000] – 1 (not for MX6SL)

Example 1: 2 chip select, each with 512MB, CS0_END=[(0x10000000+0x20000000)/0x2000000]-1=0x17

Example2: 2 chip select, each with 256MB, CS0_END=[(0x10000000+0x10000000)/0x2000000]-1=0xF







DDR3 MR2 Parameter or MMDC MDSCR Parameter	Ņ/A	control bit setting (decimal)	bit setting within register	Notes	Register name	Register address	Register value (HEX)
				Dynamic ODT (RTT(WR)). 00-disable; 01-RZQ/4; 10-RZQ/2; 11-			
MR2: RTT	-	2		reserved (RZQ=240ohm)	Mode Peg	ictor #	
MR2: SRT	-	0		SRT: Self refresh temperature, set to 0 for normal operation	Mode Reg	ister #	
MR2: ASR	-	0		ASR: Auto self refresh, set to 0 for normal operation			
				CAS Write Latency. This value is taken from the MMDC tCWL			
MR2: CWL		6	00080000	parameter setting above. De not modify this bit as it is automatically programmed.	MDSCR	0x021B001C	0x04088032
CON REQ	-	1	00080000	Configuration request - set to 1 for this operation.	ł		
WL EN	-	0		Set to 0; not applicable to mode register programming.	1		
CMD	-	3		CMD: set to 0x3 for load mode register command.			
CMD CS		0		Determines which chip select command is targetted to.	1		
CMD BA		2		CMD_BA - set to 0x2 for MR2	1		
				OWD SA - Set to 0x2 for WINZ			
DDR3 MR3 Parameter or MMDC		control bit setting	bit setting	/	l		Register
MDSCR Parameter	N/A	(decimal)	within register	Notes	Register name	Register address	value (HEX
MR3: MPR	-	0		MPR enable - set to 0 for normal operation			
MR3: MPR_RF	-	0		Set to 0 for normal operation	1		
CON_REQ WL EN	-	0		Configuration request - set to 1 for this operation.	MDSCR	0x021B001C	0x00008033
	 	3	00000000	Set to 0; not applicable to mode register programming. CMD: set to 0x3 for load mode register command.	MDSCR	0x021B001C	0x0000803
CMD	-	0		Determines which chip select command is targeted to.	4		
CMD_CS CMD_BA	· ·	3		CMD_BA - set to 0x3 for MR3	4		
			i e	CMD_BA - Set to 0x3 for MR3			
DDR3 MR1 Parameter or MMDC		control bit setting	bit setting				Register
MDSCR Parameter	N/A	(decimal)	within register	Notes	Register name	Register address	value (HEX
MR1: Q Off	-	0	00000000	Set to 0 for normal operation			
				Termination data strobe (TDQS) is a function of the x8 DDR3			
MR1: TDQS	-	0		SDRAM configuration; set to 0 for x16 and x32 memories	l		
MR1: RTT (M9)	-	0		On-die termination (ODT) resistance RTT. 000-disabled; 001-			
MR1: RTT (M6)	-	0		RZQ/4; 010-RZQ/2; 011-RZQ/6; 100-RZQ/12; 101-RZQ/8;			
MR1: RTT (M2)	-	1	00040000	110&111-reserved (RZQ=240ohm)			
MR1: WL	-	0		Write leveling enable - set to 0 for normal operation			
MR1: ODS (M5)	-	0		Output Drive Strength: 00-RZQ/6 (40ohm); 01-RZQ/7 (34ohm);	MDSCR	0x021B001C	0x0004803
MR1: ODS (M1)	+	0	00000000	10&11-reserved	4		
MR1: AL	-	0		AL: Additive Latency, set to 0	4		
MR1:DLL CON REQ	· /			DLL Enable - set to 0	1		
WL_EN	-/-	1 0		Configuration request - set to 1 for this operation. Set to 0; not applicable to mode register programming.	1		
CMD	// .	3		CMD: set to 0x3 for load mode register command.	1		
CMD CS	 	0		Determines which chip select command is targeted to.	1		
CMD_CS CMD_BA	-	1		CMD BA - set to 0x1 for MR1	1		
	-	·		CIND_DA - Set to 0x1 for MIX1			
DDR3 MR0 Parameter or MMDC		control bit setting	bit setting			L	Register
MDSCR Parameter	N/A	(decimal)	within register	Notes	Register name	Register address	value (HEX
MR0: PD	-	0	00000000	Precharge power-down (PD) - set to 0 for normal operation			
MDO: WD		,	0000000	Write recovery. 000-16; 001-5; 010-6; 011-7; 100-8; 101-10; 110-			
MR0: WR	-	<u>4</u> 1	08000000	12; 111-14. Make sure to match MMDC tWR.			
MR0: DLL	-	0		DLL reset - set to 1 to reset DLL; self clearing			
MR0: BT	-			Burst type: set to 0			
MR0: CL (M6) MR0: CL (M5)	-	1 0	00400000 00000000	CAS leterary 0040 Ft 0400 0:0440 7:4000 0: 4040 0: 4400 40:			
MR0: CL (M5)	-	0		CAS latency: 0010-5; 0100-6;0110-7;1000-8; 1010-9; 1100-10; 1110-11; 0001-12; 0011-13. Make sure to match CAS to MMDC	MDSCR	0x021B001C	0x09408030
MR0: CL (M4)	-	0		11110-11; 0001-12; 0011-13. Make sure to match CAS to MMDC	IVIDSCR	UXUZIBUUIC	0.09400030
MR0: CL (M2)	<u> </u>	0		Burst length - set to 00 for fixed 8 burst length	1		
CON REQ	-	1		Configuration request - set to 1 for this operation.	1		
WL EN	-	0		Set to 0; not applicable to mode register programming.			
CMD	<u> </u>	3		CMD: set to 0x3 for load mode register command.			
CMD CS	-	0		Determines which chip select command is targeted to.			
CMD_CS CMD_BA	-	0		CMD BA - set to 0x0 for MR0			
CIVID_DA		L 0		PIND_PV - Set to 0x0 tot talko			





f CS1 populated			,				
DDR3 MR2 Parameter or MMDC MDSCR Parameter	N/A	control bit setting (decimal)	bit setting within register	Notes	Register name	Register address	Register value (HEX
				-			
				Dynamic ODT (RTT(WR)). 00-disable; 01-RZQ/4; 10-RZQ/2; 11-			
MR2: RTT	-	2	04000000	reserved (RZQ=240ohm)			
MR2: SRT	-	0	00000000	SRT: Self refresh temperature, set to 0 for normal operation			
MR2: ASR	-	0	00000000	ASR: Auto self refresh, set to 0 for normal operation	ĺ		
				CAS Write Latency. This value is taken from the MMDC tCWL			
				paramter setting above. Do not modify this bit as it is automatically			
MR2: CWL	-	6		programmed.	MDSCR	0x021B001C	0x0408803
CON_REQ	-	1	0008000	Configuration request - set to 1 for this operation.			
WL_EN	-	0	00000000	Set to 0; not applicable to mode register programming.			
CMD	-	3	00000030	CMD: set to 0x3 for load mode register command.			
CMD_CS	-	1	80000000	Determines which chip select command is targetted to.			
CMD_BA	-	2	00000002	CMD_BA - set to 0x2 for MR2			
				-			
DDR3 MR3 Parameter or MMDC	N/A	control bit setting	bit setting	Notes	Register name	Register address	Register



Rest of CS1 mode register programming is exactly the same as CS0

- If board doesn't populate CS1, can still perform mode register writes to CS1 even though nothing there, but preferably...
- Other option, remove CS1 mode register writes in "RealView .inc file" tab:

// Mode register writes			
setmem /32	0x021b001c =	0×04088032	// MMDC0_MDSCR, MR2 write, CS0
setmem /32	0x021b001c =	0x00008033	// MMDC0_MDSCR, MR3 write, CS0
setmem /32	0x021b001c =	0x00048031	// MMDC0_MDSCR, MR1 write, CS0
setmem /32	0x021b001c =	0x09408030	// MMDC0_MDSCR, MR0 write, CS0
setmem /32	0x021b001c =	0x04008040	// MMDC0 MDSCR, ZQ calibration command sent to device on CS0
setmem /32	0x021b001c =	0x0408803A	// MMDC0_MDSCR, MR2 write, CS1
setmem /32	0x021b001c =	0x0000803B	// MMDC0 MDSCR, MR3 write, CS1
setmem /32	0x021b001c =	0x00048039	// MMDC0_MDSCR, MR1 write, CS1
setmem /32	0x021b001c =	0x09408038	// MMDC0_MDSCR, MR0 write, CS1
setmem /32	0x021b001c =	0x04008048	// MMDC0_MDSCR, ZQ calibration command sent to device on CS1
setmem /32	0x021b0020 =	0×00005800	// MMDC0 MDREF
setmem /32	0x021b0818 =	0×00022227	// DDR PHY P0 MPODTCTRL
setmem /32	0x021b4818 =	0×00022227	// DDR PHY P1 MPODTCTRL







- The final configurable parameters in the Register Configuration tab
 - calibration values

These parameters are determined after running calibration. The parameters provided here are from Freescale's development board and will work as initial values. Update these values after running calibration. The parameters provided here are from Freescale's development board and will work as initial values. Update these values after running calibration. MPDGCTRL0 PHY1 0x021b4830 0x434b0350 0x03650348 0x4436383b 0x443638b 0x44363b 0x443638b 0x443638b 0x44363b 0x443638b 0x443638b 0x443638b 0x44363b 0x44363b 0x44363b 0x44363b 0x44363b 0x44363b 0x44363b 0x44363b 0x4	Register Ilue (HEX)
These parameters are determined after running calibration. The parameters provided here are from Freescale's development board and will work as initial values. Update these values after running calibration. MPDGCTRL1 PHY1 MPDGCTRL1 PHY1	434b0350
These parameters are determined after running calibration. The parameters provided here are from Freescale's development board and will work as initial values. Update these values after running calibration. MPDGCTRL0 PHY1 0x021b483c 0x434b0350 MPDGCTRL1 PHY1 0x021b4840 0x03650348 MPRDDLCTL PHY0 0x021b0848 0x4436383b MPRDDLCTL PHY1 0x021b4848 0x39393341 MPWRDLCTL PHY1 0x021b4850 0x35373933 MPWRDLCTL PHY1 0x021b4850 0x48254a36 MPWLDECTRL0 PHY1 0x021b080c 0x001F001F MPWLDECTRL1 PHY0 0x021b0810 0x001F001F MPWLDECTRL1 PHY0 0x021b480c 0x00440044 Write DQS-to- MPWLDECTRL1 PHY0 0x021b480c 0x001F001F MPWLDECTRL1 PHY1 0x021b480c 0x00440044	034c0359 Read DOS gating
provided here are from Freescale's development board and will work as initial values. Update these values after running calibration. MPDGCTRL1 PHY1	434b0350
initial values. Update these values after running calibration. MPRDDLCTL PHY0 0x021b0848 0x4436383b 0x39393341 0x021b4848 0x39393341 0x021b4848 0x39393341 0x021b4850 0x021b4850 0x35373933 0x48254a36 0x021b4850 0x021b080c 0x021b080c 0x001F001F 0x021b080c 0x001F001F 0x021b080c 0x001F001F 0x021b080c 0x001F001F 0x021b480c 0x00440044 0x001F001F 0x021b480c 0x00440044 0x001F001F 0x001b080c 0x00440044 0x001F001F 0x001b080c 0x00440044 0x001F001F 0x001b080c 0x00440044 0x001F001F 0x001b080c 0x00440044 0x001b080c 0x001b080c 0x00440044 0x001b080c	Read delay line:
MPRDDLCTL PHY1	4426202h
MPWRDLCTL PHY1 0x021b4850 0x48254a36 MPWLDECTRL0 PHY0 0x021b080c 0x001F001F MPWLDECTRL1 PHY0 0x021b0810 0x001F001F MPWLDECTRL0 PHY1 0x021b480c 0x00440044 Write DQS-to- MPWLDECTRL1 PHY0 0x021b480c 0x00440044 Write DQS-to- MPWLDECTRL0 PHY1 0x021b480c 0x00440044	39393341 Tead DQ3-10-DQ delay
MPWRDLCTL PHY1 0x021b4850 0x48254a36	Write delay line:
These are for write leveling calibration, which is needed for fly-by board layout topology MPWLDECTRL0 PHY0 0x021b080c 0x001F001F	490F4626
layout topology MPWLDECTRL0 PHY1 0x021b480c 0x00440044 Write leveling	001F001F
MPWLDECTRLOPHY1 0X021D480C 0X00440044	001F001F
MPWLDECTRL1 PHY1 0x021b4810 0x00440044	00440044 vviite leveling
	00440044
If you run calibration, then you can update these values with the values found in calibration	





more on calibration later ...



Agenda

- Board bring-up: where DRAM bring-up fits in
 - Introduce the tools used for DRAM bring-up
- DRAM Register Programming Aid
 - Introduction/Overview
 - Walkthrough
- DRAM Stress Test
 - Introduction/Overview
 - How to build and run; deep dive into sub-tests
- DRAM Calibration Overview
- Case Study: MX508 and LPDDR2 Failure
- Board Design Considerations







DRAM Stress Test – Overview and History

- Took years to develop, constantly evolving to catch elusive DRAM failures
- Compilation of various DRAM sub tests
 - Each sub test contains various data patterns/methods to stress the DRAM interface
 - Started with a few tests using memcpy and various data patterns (1's and 0's; A's and 5's; pseudo-random, etc)
 - Each new SoC/board presented new DRAM challenges/issues
 - New tests were created to debug
 - Historically, each test was run one-by-one, took time
 - Tests were compiled together into one overall test
 - Each test now called sub-test, executed through a function call
 - Marked beginning of 'stress test', sub-tests run in a loop, overnight
 - Cache enabled important, needed to mimic OS-type transactions; more stress
 - Increment DRAM frequency method to stress interface accounting for variations in PVT
 - How much above frequency max is considered ample?
 - Historically 30MHz or more seemed good
 - Useful for gathering statistical data; outliers may point to other issues





(Continued)

- Non-OS test to exercise DRAM interface
 - Non-OS: easier than OS to catch/debug DRAM failures
 - Used by factory as part of DRAM validation
 - Helps diagnose but doesn't fix DDR problems
- Purpose: Root out potential signal integrity issues due to inadequate board layout
 - Primarily uses sequential bursts of back-to-back data looking for simultaneous switching noise (SSN)
 - Validation vehicle that reports how robust DRAM interface is given current set of parameters (i.e. drive strength settings, timing parameters, board layout, etc)
- Runs from internal RAM
 - Device under test is DRAM itself, don't execute out of same memory being tested
 - Download to IRAM via JTAG debugger tools (RVD, Lauterbach, Macraigor)
 - Now available in a USB version.
- FAE's are able to provide tailored code if necessary.
 - Any debugger that supports specific SoC ARM core and elf should work
 - Factory not responsible to test every debugger or debug it if doesn't work on other debuggers





_M Stress Test – Overview and History (Continued)

- Once DRAM stress test passes with ample margin, are we guaranteed the OS will never fail due to DRAM issues?
 - High degree of confidence DRAM robust enough, but...
 - OS is still the most stressful, particularly an OS stress test like Bonnie++
 - Recommend to run any OS stress tests to double check
 - Currently Supported SoC:
 - MX28, MX508, MX51, MX53, MX6DQ (Arik) MX6DL (Rigel), MX6SL (Megrez), MX6SX (Pele)
 - No plans to back port to older legacy processors
 - Issues encountered as some only have 16KB of IRAM
- Challenges
 - Test becoming too big to fit inside IRAM (128KB becoming a limiting factor)
 - When new sub-tests are created, no plan in place to back port to older processors





M Stress Test – How to Run **Debugger Setup**

- Stress test outputs .elf; can be run from various debuggers
 - Debuggers necessary for new SoC bring up; highly useful for new board bring up
 - Debuggers don't rely on bootloaders or on anything running
 - Simply having a debugger connect means the SoC is powered up and running
 - Debuggers allow user to quickly test fundamental DRAM init
 - Open a debugger memory window to perform simple write-read-verify
 - There are less expensive debugger options than ARM (like Macraigor)
 - May give up some functionality, but good enough to download and run stress test
- To run from a debugger
 - Run DRAM init (.inc, .ds, .cmm, .mac)
 - Refer to DRAM Register Programming Aid tool
 - Load and run the .elf file





Serial Port Setup

- DRAM Stress Test uses serial port output (UART) for user interaction
- Terminal program needed on the Host PC
 - Host PC: Tera Term or Hyperterminal
 - Ensure the correct COM port usage
 - Set up:

```
BAUD RATE - 115200

DATA - 8 bit

PARITY- none

STOP - 1bit

FLOW CONTROL - none
```

- Once test runs, look for output messages on the terminal
 - Various run control options
 - DRAM density to test, frequency range, etc





M Stress Test – How to Run **USB Option**

- Makes use of *.bin file output.
- Need all in the same windows folder:
 - USB executable file (DDR_Stress_Tester)
 - *.bin file generated from source code (ddr-stress-test-<TGT>.bin)
 - *.inc script file (from Register Programming Aid)
- Enter at the command prompt:


 - DDR_STRESS_TESTER —h (Help Menu)
- Allowable targets are:
 - -mx53
 - Mx6x
- Test runs from Windows command prompt just like Serial UART Terminal.





M Stress Test – How to Run

Serial Port Screen Shot – MX6Q LPDDR2 validation board example





DRAM Stress Test – Overview of DRAM Subtests

memcpy11 SSN test (DDRtest_memcpy11_SSN.c)

int DDRtest_memcpy11_SSN(u32 density, u32 number_of_cs)
int DDRtest memcpy10 SSN x64(u32 density, u32 number of cs)

- This test utilizes a custom written memory copy function that issues 11-word load and store multiple instructions, to test the bursting behavior of the DDR interface. This test uses data patterns to help root out SSN. This test also breaks up the total DDR density into four "banks", where each bank contains a different SSN data pattern. The test uses various stress patterns such as walking ones and walking zeros, and 0xA's followed by 0x5's.
- For a 64-bit data bus size, a memcpy10 routine is used instead to better align with the 64-bit interface. Also, this test uses data words of size "long long", or 64-bit data words. This is necessary to effectively test the SSN data pattern.




Illustration showing the memcpy11 data transfer of various SSN patterns for each bank

total DRAM density under test






memcpy8 SSN test (DDRtest_SSN_memcpy_test.c)

int DDRtest_SSN_memcpy_test(u32 density, u32 number_of_cs)
int DDRtest_SSN_memcpy_test_x64(u32 density, u32 number_of_cs)

- This test performs "memcpy" bursts of various stress patterns (walking ones and walking zeros, 0xA's followed by 0x5's, etc) using *copy_words_using_eight_registers* to help determine or weed out simultaneous switching signal noise. In this case, the memory copy function used issues 8-word load and store multiple instructions.
- For a 64-bit data bus size, each data pattern above is expanded into a 64-bit data size








byte-wise SSN test (DDRtest byte SSN test.c) int DDRtest byte SSN test(u32 density, u32 number of cs)

int DDRtest byte SSN test x64(u32 density, u32 number of cs)

- The purpose of this test is to root out any SSN within byte lanes. It accomplishes this by writing byte-wise patterns to one location and the inverse of each byte to the subsequent location. Each of the four bytes values are equal to one another and the test increments the byte pattern as follows (with the inverse value in brackets: 0x00000000 [0xFFFFFFFF]; 0x01010101 [0xFEFEFEFE]; 0x02020202 [0xFDFDFDFD]; ... 0xFFFFFFFF [0x00000000].
- For a 64-bit data bus size, each data pattern above is expanded into a 64-bit data size







- memcpy11 random pattern test (DDRtest_memcpy11_pseudo_random_with_offset.c)
 - int DDRtest memcpy11 pseudo random with offset(u32 density, u32 number of cs)
 - This test utilizes a custom written memory copy function that issues 11-word load and store multiple instructions, to test the bursting behavior of the DDR interface. Each time through the memcpy11 test, the start address is incremented in steps of four bytes to test different burst access types, especially important when caches are enabled to initiate burst wraps for cache line fills. The data pattern used is pseudo-random. This test also breaks up the total DDR density into four "banks", where each bank contains a different "seed" for each pseudo-random data pattern. Because the data patterns are pseudo-random in nature, the data bus size does not make a difference in the overall effectiveness of the pattern.

```
bank1: "pattern += 0x12345678" \rightarrow 0x00000000, 0x12345678, 0x2468ACF0, etc ... bank2: "pattern += 0x11223344" \rightarrow 0x00000000, 0x11223344, 0x22446688, etc ... bank3: "pattern += 0x87654321" \rightarrow 0x00000000, 0x87654321, 0x0ECA8642, etc ... bank4: "pattern += 0x11112222" \rightarrow 0x00000000, 0x11112222, 0x22224444, etc ...
```




Illustration showing memcpy11 data transfers starting a different address offsets (only one bank shown)



IRAM_to_DDRv2 test (DDRtest_IRAM_to_DDRv2.c)

int DDRtest_IRAM_to_DDRv2(u32 iram_start, u32 iram_test_length, u32 number_of_cs)

- The purpose of this test is to root out any SSN and isolates the DDR read and write accesses by using the IRAM as an intermediate data storage location. This test moves a user defined length of data using the *copy_words_using_eight_registers* function from DDR to IRAM and then from IRAM to a different DDR location, then compares DDR location 1 and location 2. This test is similar to the IRAM_to_DDRv1 test (described next), but instead transfers the data 1000 times per test to ensure that the data never changes to root out random glitches. Also, the test uses various data patterns to root out SSN.
- IRAM to DDRv1 test (DDRtest IRAM to DDR.c)

int DDRtest IRAM to DDR(u32 iram start, u32 iram test length, u32 number of cs)

The purpose of this test is to root out any SSN and isolates the DDR read and write accesses by using the IRAM as an intermediate data storage location. This test moves a user defined length of data using the copy_words_using_eight_registers function from DDR to IRAM and then from IRAM to a different DDR location, then compares DDR location 1 and location 2.




Illustration showing memcpy8 data transfers from DRAM location 1 to IRAM then to DRAM location 2






read noise walking ones and zeros test (DDRtest_read_noise_walking_test.c)

int DDRtest_read_noise_walking_test(u32 density, u32 number_of_cs)

- This test helps to identify if there any signal integrity issues or cross talk between data lines or other control signals by doing two sets of tests on both CSD0 and CSD1 (if CSD1 is populated) by performing either a walking ones test or walking zeros test. This is a quick test transferring only two back-to-back data words and less rigorous that previously described SSN tests, but is kept here for legacy purposes.
 - Read from DDR walking ones this test writes a set of 0xFFFFFFF followed by a walking ones pattern to memory and then reads it back in a two word burst (if there are issues, the read will not return a one)
 - Read from DDR walking zeros test this test writes a set of 0x00000000 followed by a walking zeros pattern to memory and then reads it back in a two word burst (if there are issues, the read will not return zero)

Example of how the SSN patterns are used and what they are looking for



These data lines go from high to low. Only 3 data lines shown, but in reality, will have 32 to 64 data lines switching simultaneously.

This data line tried to stay high, but may be dragged down due to other data lines going low






data is addr test (DDRtest_data_is_addr_memcpy.c)

int DDRtest data is addr memcpy test(u32 density, u32 number of cs)

- This test basically programs the source buffer's data words with its address (and immediately read-verifies), then copies (memcpy) the source buffer to a destination buffer and verifies the data transferred correctly.
- For example, if the source address being written to is "0x10000008", the data value of that address is "0x10000008".
 Once the source buffer is completely written, the data is transferred to the destination where it is verified.
- This test is normally commented out in the stress test release due to the lengthy test time and can be re-enabled by uncommenting the line "#define TEST_ADDR_DATA" in the main mx6x.c file and recompiling the stress test.
- Not a very rigorous test, and due to lengthy test time, this test is not enabled in MX6 or MX508 by default
- Test useful for new SoC bring up to ascertain simple read/writes work; helps to test cache since each write is immediately read-verified (which should hit in cache)







M Stress Test – Overview of DRAM Subtests (Continued)

row hop read test (DDRtest_row_hop_read_test.c)

int DDRtest row hop read test(u32 number of cs, u32 bank, u32 col, u32 row, u32 dsiz)

- This test performs single word reads by hopping from one DRAM row to the next, reading the first column in each row and in each bank. Once all of the rows are read from the first column, the reads start again from the first row, and begin at the second column. This continues till all row, column, and bank data are read. The intent is to perform non-sequential reads and to force pre-charge and activate commands before each read access. A slight delay is added between reads to force idle time on the DRAM bus. This delay uses the ref clock() function from drivers/timer.
- In order to run this test, DRAM parameters such as number of row, column, and bank addresses, and data bus size must first be obtained. This test uses these parameters to determine the DRAM row, column, and bank boundaries to effectively perform single word reads by hopping from one DRAM row to the next.
- These parameters are obtained in the main() function and passed into this function. These parameters are read from the SoC DRAM controller registers (which must first be initialized).
- This test can be commented out in the stress test release due to the lengthy test time by commenting the line "#define ROW HOP READ TEST" in the main mx6x.c file and recompiling the stress test. The option to comment out this test is due to the lengthy test time. Unlike the other sub-tests whose test density can be less than the actual DRAM density in the system to shorten test time, this test will test the entire DRAM density in the system. The test is enabled by default for both MX6 and MX508.




Illustration of the row hop read test





M Stress Test – Overview of DRAM Subtests

mem_diag_read_write


- Memory diagnostics read- or write-only test
 - Runs either "read- or write-only test" or runs "read- or write-only infinite burst pattern" for scope probing
 - Not part of stress test's "sub tests"; this is more of a "back door" test for more advanced users
 - To run diagnostic's test, must select 'n' when asked to run other preceding tests (including "stress test")
- C source file name: main_mem_diag_read_write_only.c (recommend to go through this, code is best document)
 - Found under supported SoC folder (mx6_common; mx53; mx508)
 - Function call: mem diag read write (u32 density, u32 dsiz);
- Read-only or Write-only burst tests (memcpy) of various user-selected patterns
 - write-only test: source buffer in IRAM, destination in DRAM
 - read-only test: source buffer in DRAM, destination in IRAM
 - Patterns include: SSN, data-is-addr, pseudo-random
 - Like stress test, enter start and end freq for increasing freq test
 - Useful to help narrow down read or write issues, but not guaranteed; stress test is still de-facto tool
- Infinite read- or write-only burst transfers for scope probing
 - Isolates external bus transactions for scope probing purposes, pattern: 1's and 0's:
 - Write-only means i.MX is outputting signals
 - Read-only means DRAM is outputting signals





M Stress Test – Overview of DRAM Subtests

mem_diag_read_write: flow chart





DRAM Stress Test – Interpreting DRAM Failures

- Failures observed may help narrow down a root cause; following are some pointers:
- Bit wise failures
 - Normally indicates one or more data lines experiencing glitch due to signal integrity issues (too slow rise/fall time, or too fast rise and fall time attributing to ringing)
 - Varying temperature is one method to narrow down the root cause
 - If cooling down the part causes more failures, then it is likely the drive strength is too high causing more overshoots and undershoots
 - If heating up the part causes more failures, then the drive strength is too low and the signals may not rise/fall fast enough
 - Playing around with drive strengths often help (start with i.MX side and then try DRAM side)
- Byte wise failures
 - This is usually indicative of a problem with the DQS signals: too slow a rise/fall time, there is a glitch, or over/under shoots (signal integrity issues)
 - Temperature testing (see bit-wise failures) to assist in narrowing down the issue with the DQS signal
 - Playing around with drive strengths help; also try playing around with DQS to data timing
- Entire word is wrong or random
 - This may indicate something more catastrophic either in the logic of the DRAM controller, or some issue with address and/or command signals
 - Could be a problem with board layout
 - Try playing around with DRAM controller's timings like 'RALAT'





- Keep in mind that these are only pointers to help diagnose DRAM related memory failures. In the past, DRAM failures were attributed to:
 - Poor board layout resulting in simultaneous switching noise (SSN) causing glitches.
 - Inadequate IO PAD design often the IO PAD has poorly controlled impedance (either too high or too low a drive strength). This can be easily proven when observing a data signal or DQS signal being sourced by the DRAM memory (read access) or by the SoC (write access). One will often times observe that the DRAM memory provides a much cleaner waveform than that of the SoC.
 - Internal package issues (poor routing of power/ground signals, not providing proper ground returns, ground bounce, etc.)
 - DRAM controller logic bugs, often found in corner use cases where an internal bus master causes a transaction or series of subsequent transactions that were not anticipated or verified during the design process
 - Jitter on the SDCLK lines due to poor PLL design, or noise induced on the clock source itself (outside of the SoC from an external crystal or oscillator).
 - For LPDDR2, make sure i.MX IOMUX has pull down enabled for DQS signals
- Always remember to double-check DRAM initialization (DRAM register programming aid)







Agenda

- Board bring-up: where DRAM bring-up fits in
 - Introduce the tools used for DRAM bring-up
- DRAM Register Programming Aid
 - Introduction/Overview
 - Walkthrough
- DRAM Stress Test
 - Introduction/Overview
 - How to build and run; deep dive into sub-tests
- DRAM Calibration Overview
- Case Study: MX508 and LPDDR2 Failure
- Board Design Considerations








DRAM Calibration in the DRAM Stress Test


- MX6 MMDC Calibration App Note (ANXXXX): highly recommended reading to understand calibration concepts
- MX6 series DRAM controller (MMDC) features HW supported calibration methods:
 - Read DQS Gating calibration
 - Read DQS delay calibration
 - Write DQS delay calibration
 - Write-leveling calibration
- Previous i.MX SoC did not have this support in HW (with the exception of MX53)
 - That doesn't mean someone didn't come along and write their own type of SW calibration code for previous parts
- ZQ calibration is something simply enabled, no user interaction
 - Exception is MX508 where this requires a manual SW ZQ calibration routine
 - This routine is part of the MX508 DRAM Stress Test
 - This routine was obtained directly from design/validation and re-used in stress test
- DRAM Stress Tests that support calibration in some form or fashion:
 - MX6: Read DQS gating; read and write calibration; write-leveling
 - MX6 Calibration app note describes other calibration methods, but these are manual or for fine tuning and are not commonly performed and are not supported in the stress test
- MX508: manual ZQ calibration
- MX53: Read DQS gating; read and write calibration
- All code received directly from design/validation and ported to stress test





Write Leveling Calibration





From the MX6DQ register programming aid example

These are for write leveling calibration, which is needed for fly-by board layout topology

:001F001F
001F001F
00440044
00440044
1


Values from validation board. For Sabre boards, which is routed point-topoint, can set all values to 0x1F.

- Compensates for CLK-to-DQS skew incurred from fly-by topology
 - Point-to-point memory layouts don't need this
 - Point-to-point memory layouts normally don't use terminations, like FSL development boards
- Relevant to DDR3 memories only (not supported with LPDDR2)
- Write Leveling Calibration code in MX6 DRAM Stress Test





Read DQS Gating Calibration



From the MX6DQ register programming aid example


	MPDGCTRLUPHTU	UXU210063C	UX434DU35U
These parameters are determined after running calibration. The parameters provided here are from Freescale's development board and will work as initial values. Update these values after running calibration.	MPDGCTRL1 PHY0	0x021b0840	0x034c0359
	MPDGCTRL0 PHY1	0x021b483c	0x434b0350
	MPDGCTRL1 PHY1	0x021b4840	0x03650348
	MPRDDLCTL PHY0	0x021b0848	0x4436383b
	MPRDDLCTL PHY1	0x021b4848	0x39393341
	MPWRDLCTL PHY0	0x021b0850	0x35373933
	MPWRDLCTL PHY1	0x021b4850	0x48254a36

- Not a JEDEC standard; controls i.MX internal DQS gate timing parameters
- Mechanism for our DRAM controllers to correctly sample incoming read DQS signal
- Relevant to DDR3 memories only (not supported with LPDDR2)
- Calibration code in MX6 and MX53 DRAM Stress Test





Read DQS Delay Calibration (Continued)



From the MX6DQ register programming aid example

These parameters are determined after running calibration. The parameters provided here are from Freescale's development board and will work as initial values. Update these values after running calibration.


MPDGCTRL0 PHY0	0x021b083c	0x434b0350
MPDGCTRL1 PHY0	0x021b0840	0x034c0359
MPDGCTRL0 PHY1	0x021b483c	0x434b0350
MPDGCTRL1 PHY1	0x021b4840	0x03650348
MPRDDLCTL PHY0	0x021b0848	0x4436383b
MPRDDLCTL PHY1	0x021b4848	0x39393341
MPWRDLCTL PHY0	0x021b0850	0x35373933
MPWRDLCTL PHY1	0x021b4850	0x48254a36

- Used to adjust read-DQS within read-data byte
- Relevant to DDR3 and LPDDR2 memories
- Calibration code in MX6 and MX53 DRAM Stress Test





Write DQS Delay Calibration



From the MX6DQ register programming aid example	From the MX6DC) register progra	amming aid	example
---	----------------	-------------------	------------	---------


	MPDGCTRL0 PHY0	0x021b083c	0x434b0350
These parameters are determined after running calibration. The parameters provided here are from Freescale's development board and will work as initial values. Update these values after running calibration.	MPDGCTRL1 PHY0	0x021b0840	0x034c0359
	MPDGCTRL0 PHY1	0x021b483c	0x434b0350
	MPDGCTRL1 PHY1	0x021b4840	0x03650348
	MPRDDLCTL PHY0	0x021b0848	0x4436383b
	MPRDDLCTL PHY1	0x021b4848	0x39393341
	MPWRDLCTL PHY0	0x021b0850	0x35373933
	MPWRDLCTL PHY1	0x021b4850	0x48254a36

- Used to center output write-DQS within write-data byte
- Relevant to DDR3 and LPDDR2 memories
- Calibration code in MX6 and MX53 DRAM Stress Test





Z.AM Calibration Conceptual Overview ZQ Calibration



- Feature of both i.MX* and DRAM (DDR3 and LPDDR2)
- Used to calibrate the pull-up/pull-down resistors of DRAM IO pads (tighter control of pad impedance)
- ZQ calibration occurs automatically, simply just need to enable it
 - Except on MX508, there's a SW routine to do this (in stress test)
- * Only i.MX parts that support DDR3 and/or LPDDR2: MX6, MX53, MX508







Agenda

- Board bring-up: where DRAM bring-up fits in
 - Introduce the tools used for DRAM bring-up
- DRAM Register Programming Aid
 - Introduction/Overview
 - Walkthrough
- DRAM Stress Test
 - Introduction/Overview
 - How to build and run; deep dive into sub-tests
- DRAM Calibration Overview
- Case Study: MX508 and LPDDR2 Failure
- Board Design Considerations






Overview Overview

- Major customer reported issues with MX508 and LPDDR2
 - Previous LPDDR2 vendor Elpida showed no problems
 - When switching to Hynix, customer reported Linux boot failures at 266MHz
- Failure could only be re-produced by booting Linux (it would crash)
 - Booting uboot showed no problems
 - When Hynix LPDDR2 placed on FSL MX508 EVK, could re-pro failure
- DRAM Stress Test did not originally catch this failure
 - Eventually new test was written that could catch this (row hop read)
- Problem further complicated due to lack of knowledge/experience with Denali DRAM controller
 - Denali support contact had ended, but FSL was able to extend
- Approx 6 weeks of debug before resolution
 - Tried multitude of internal Denali controller-to-phy timing variations
 - Ultimately, internal DQS gate timing parameters led to resolution enable pull down on DQS





ડ્ડિંગ્ડ Study: MX508 and LPDDR2 Failure Illustration of Fix



With pull enable, during Hi-Z when DQS bus is floating, pull down keeps DQS at known state, avoiding Hi-Z to low edges (same concept applies to DQS_b, but with pull up)







Agenda

- Board bring-up: where DRAM bring-up fits in
 - Introduce the tools used for DRAM bring-up
- DRAM Register Programming Aid
 - Introduction/Overview
 - Walkthrough
- DRAM Stress Test
 - Introduction/Overview
 - How to build and run; deep dive into sub-tests
- DRAM Calibration Overview
- Case Study: MX508 and LPDDR2 Failure
- Board Design Considerations








8-Layer Board Stack-up

- Board stack-up critical for high-speed signal quality.
- Impedances must be pre-planned.
- High-speed signals must have a reference plane on an adjacent layer to minimize crosstalk.
- FSL Reference design = Isola 370HR
- Power** additional power plane to support MX6Q to MX6Solo power options only.

Impedance Type	Layer	Design	Actual	Pitch	Plane	Target	Tol (ohms
1 Surface MS	L1	0.00470	0.0045		-		
	-	-		-	L2	50	5.0
EC Microstrip	L1	0.00370	0.0038	0.0090	2	8320	175020
	-	0.00370	0.0038		L2	90	9.0
3 EC Microstrip	L1	0.00450	0.00325	0.0100	-	WOODS	10030
		0.00450	0.00325	S#53	L2	100	10.0







DDR Routing 1

- Swapping DDR3 Data lines within bytes facilitates routing
 - Write Leveling lowest order bit within byte lane must remain on lowest order bit of byte lane
 - For example D0, D8, D16, ... fixed, other data lines free to swap within byte lane
 - JEDEC DDR3 memory restriction.
- No restrictions for complete byte lane swapping
 - DQS and DQM must follow lanes







- Data re-assignment facilitates routing
 - Data re-assigned within byte group
 - Byte Groups can be reassigned

i.MX Contact	Memory Contact
DRAM_D0	DQ8
DRAM_D1	DQ15
DRAM_D2	DQ10
etc	etc
DRAM_D7	DQ9
SDQS0	DQS1
DQM0	DM1

Lowest order bit





DDR Routing 3

DDR (64-bit) routing configurations can be routed as:

- "T" configurations
 - Termination resistors not required
 - Accomplished with short routing lengths and on-chip drive strength control
 - Design limited to one chip select (4 x16 DDR's)
 - DDR3, 2 GBytes using latest memories (4 GBytes coming)
- "Fly-by" configuration
 - MX6 DDR controller provides Address mirroring when using 2 chip selects. Aids routing for memories on both sides of board.
 - Bus termination resistors required
 - Proven design method, easy to simulate







NP

DDR Routing 4

- Prototype boards should plan for DDR signal breakout boards from Agilent or other.
 - Allows probing signal quality
 - Alternate Remove one memory to probe bus



MX6Q DDR3 "T" Configuration



MX6Q DDR3 "Fly-by" Configuration







Fly-By Topology vs. T Route

- Fly-By Topology Advantages:
 - Easier to route
 - Less chance for reflection in Address and Command traces.
 - Parallel termination resistors go at end of traces.
- T Route Advantages:
 - Less power consumption
 - Traces not pulled up to VREF.
 - Better performance.
 - Don't lose extra clock cycle to reads and writes.







Layout considerations for high-speed signals

- High-speed signals must not cross reference plane gaps
- Avoid creating slots, voids, and splits in reference planes. Review via voids to ensure they do not create splits (space out vias).
- Clocks or Strobes on same layer need at least 2.5x spacing from adjacent trace (2.5x height from reference plane) to control cross-talk.
- All Synchronous modules should have bus length matching and relative clock length control.
 - CLK should be longer than the longest signal in the Data/Addr/Control group (+5) mils)
 - Many web resources








Power Grid Pontential Errors

Chopping up planes reduces eff










DRAM GND Plane – Poor Layout








GND Plane of Previous Slide – Poor Layout Detail

- Vias too close together
- Horizontal current flow blockage










GND Plane - Good Layout










GND Plane of Previous Slide – Good Layout Detail

- Vias spaced apart
- Facilitates horizontal current flow







NP

High-Speed Signal Impedance

Signal Group	Impedance	Layout Tolerance (+/-)
All signals, unless specified	50 Ohm SE	2%
USB Diff signals	90 Ohm Diff	2%
Diff signals: LVDS, SATA, HDMI, DDR, PCIE, MIPI (CSI & DSI), MLB, Phy IC to Ethernet Connector	100 Ohm Diff (85 ohm PCI)	2%





Nip Power Fy


الوسانع-Jp: Power – Example Voltage Report

Board Name: _____ Serial #: ____ Data Collected by: ____ Date:

Source	Net Name	Expected (V)	Measured (V)	Measured Point	Comment
Main	5V0	5.0	5.103	C5.1	
3.3 V discrete reg	3V3_DELAYED	3.35	3.334	SH1	Requires LDO3 to enable
PMIC Switcher 1	VDDARM	1.375	1.377	SH2	
PMIC Switcher 2	VDDSOC	1.375	1.376	SH3	
PMIC Switcher 3	1V5_DDR	1.5	1.501	SH4	
PMIC LDO1	1V8	1.8	1.802	TP9	
PMIC LDO2	2V5	2.5	0.3	TP5	
VREFDDR	0V75_REFDDR	0.75	0.751	C8.1	50% of 1V5_DDR
Coin Cell	3V0_STBY	3.0	3.006	TP1	
MX6	VDDARM_CAP	1.1	1.114	C6.1	
MX6	VDDHIGH_CAP	2.5	2.515	SH5	
MX6	VDDSNVS_CAP	1.0	1.016	TP2	



Bring-Up: Power-Up Sequence







Summary

- Overview of tools used by the factory to optimize and debug DRAM interface
 - Excel spread sheet based register programming aid
 - DRAM stress test using open source compiler
- DRAM Calibration app note available from Freescale
 - Introduction of DRAM calibration concepts
- Case study of DRAM debug efforts







Links to Useful DRAM Documents

JEDEC

DDR3 Specification:

http://www.jedec.org/sites/default/files/docs/JESD79-3E.pdf

DDR3L Amendment:

http://www.jedec.org/sites/default/files/docs/JESD79-3-1_1.pdf

LPDDR3 Specification:

http://www.jedec.org/sites/default/files/docs/JESD209-3.pdf

WidelO SDR Specification:

http://www.jedec.org/sites/default/files/docs/JESD229.pdf

LPDDR2 Specification:

http://www.jedec.org/sites/default/files/docs/JESD209-2E.pdf

Micron Documentation

DRAM Support Site:

http://www.micron.com/products/dram/ddr3-sdram#documentation_support






NP References

- FTF Session **FTF-ENT-F0039** Designing Transmission Lines in High-Speed Printed Circuit Boards: Preventing Potential Problems
 - Go to freescale.com → Freescale Technology Forum, Training, tools, ... → FTF
 Americas → Technical Sessions Library → FTF-ENT-F0039
- Books recommended from the session:
 - Right the First Time: A Practical Handbook on High Speed PCB and System Design, Volumes I & II, Lee W. Ritchey. Speeding Edge, ISBN 0-9741936-0-7
 - Signal and Power Integrity Simplified (2nd Edition), Eric Bogatin. Prentice Hall, ISBN 0-13-703502-0
 - High Speed Digital Design: A Handbook of Black Magic, Howard W. Johnson & Martin Graham. Prentice Hall, ISBN 0-13-395724-1



















www.Freescale.com









www.Freescale.com