

# Low Power NTSC/PAL Video Decoder with Differential CVBS Inputs and MIPI-CSI2 Output Interface

#### TW9992

The TW9992 is a low power NTSC/PAL analog video decoder that is designed for automotive applications. It supports single-ended, differential and pseudo differential composite video inputs as well as S-Video. Integrated short-to-battery and short-to-ground detection, advanced image enhancement capabilities such as the programmable Automatic Contrast Adjustment (ACA) and the MIPI-CSI2 output interface make the TW9992 an ideal solution for demanding automotive camera applications.

#### **Features**

#### **Analog Video Decoder**

- Software selectable analog input control allows for combinations of single ended CVBS, and differential CVBS
- · Built-in analog antialias filter
- Two 10-bit ADCs and analog clamping circuit
- Fully programmable static gain or automatic gain control for the Y channel
- · Programmable white peak control for the Y channel
- · 4-H adaptive comb filter Y/C separation
- · PAL delay line for color phase error correction
- . Digital subcarrier PLL for accurate color decoding
- Digital horizontal PLL for synchronization processing and pixel sampling
- Advanced synchronization processing and sync detection for handling nonstandard and weak signal
- · Automatic color control and color killer
- · Chroma IF compensation
- VBI slicer supporting industrial standard data services
- VBI data passthrough, raw ADC data output
- · Programmable output cropping

#### Video Processing

- Automatic Contrast Adjustment (ACA)
- RGB565
- Programmable hue, brightness, saturation, contrast and sharpness.
- · Image enhancement with peaking and CTI

#### **MIPI Output**

- · MIPI 1.1 compliant unidirectional output format
- · YUV 422 or RGB565 output format

#### **Digital Output**

• Output voltage 1.8V to 3.3V with 3.3V tolerance

#### **Miscellaneous**

- · Low power consumption: 100mW typical
- · Power save and Power-down mode
- · Short-to-battery detection test
- Short-to-ground detection test
- · Two-wire MPU serial bus interface
- Supports real time control interface
- · Single 27MHz crystal for all operations
- Supports 24.54MHz and 29.5MHz crystal for high resolution square pixel format decoding
- 3.3V tolerant I/O
- 1.8V/3.3V power supply
- 32 Ld QFN (WQFN with wettable flanks)





FIGURE 1. TW9992 FUNCTIONAL BLOCK DIAGRAM

Table of Contents	OX23 - White Peak Threshold (PEAKWT)	
Pin Descriptions4	0X24 - Clamp Level (CLMPL)	
-	0X25 - Sync Amplitude (SYNCT)	
Ordering Information5	0X27 - Clamp Position Register (PCLAMP)	
Absolute Maximum Ratings6	0X28 - Vertical Control I	
Thermal Information	0X29 - Vertical Control II.	
Recommended Operating Conditions6	OX2A - Color Killer Level Control	
	OX2B - Comb Filter Control	
Electrical Specifications6	OX2C - LUMA Delay and HFILTER Control	. 23
Crystal Requirement	0X2D - Miscellaneous Control Register I (MISC1)	. 23
Serial Host Interface Timing8	OX2E - Miscellaneous Control Register II (MISC2)	
Serial Host Interface Timing Diagram8	0X2F - Miscellaneous Control III (MISC3)	
MIPI Low Power AC Timing9	0X30 - Macrovision Detection (MVSN)	
MIPI Waveform	0X31 - Chip Status II (CSTATUS2)	
	0X33 - Clamp Mode (CLMD).	
MIPI High Speed AC Timing10	0X34 - ID Detection Control (NSEN/SSEN/PSEN/WKTH).	
MIPI Protocol AC Timing	0X35 - Clamp Control (CLCNTL)	
Thermal PAD Considerations	0X36 - Differential Clamping Control 1	
Thermal Pad Land Design Input12	0X37 - Differential Clamping Control 2	
Thermal Via Design	0x38 - Differential Clamping Control 3	
Stencil Recommendation	0x39 - Differential Clamping Control 4	. 27
Control Registers12	0x3A - Short Detection Control	
TW9992 Register Summary12	0x3B - Short Detection Control 1	
Decoder	OX3C - Differential Clamping Control 5	
VBI14	0x3D - Differential Clamping Control 6	
MIPI Transmitter Registers	0X3F - Linenumber INT	
ACA Registers	0X40 - WSS1	
TW9992 Register Descriptions18	0X41 - WSS2	
0X00 - Product ID Code Register (ID)	0X48 - IO Buffer Control	
0X01 - Product Revision Code Register (ID)	0X49 - Data Conversion	
0X02 - Input Format (INFORM)	0X4A - Sync Control.	
0X03 - Decoder Status Register I (STATUS1)	OX4B - Output Control	
0X04 - HSYNC Delay Control18	0X4C - Power-down Register	
0X05 - AFE Selection	0X4D - HSYNC Output Adjustment	. 30
0X06 - Analog Control Register (ACNTL)	0X4E - HSYNC Output Adjustment	. 30
0X07 - Cropping Register, High (CROP_HI)19	0X50 - IRQ1 Register	
0X08 - Vertical Delay Register, Low (VDELAY_LO)19	0X51 - IRQ2 Register	
0X09 - Vertical Active Register, Low (VACTIVE_LO) 19	0X52 - IRQ3 Register	
0X0A - Horizontal Delay Register, Low (HDELAY_LO) 19	0X53 - Interrupt Source Status 1	
0X0B - Horizontal Active Register, Low (HACTIVE_LO) 19 0X0C - Control Register I (CNTRL1)	0X54 - Interrupt Source Status 2	
0X0D - CC/WSS Control	0X56 - IRQ1 Enable	
0X10 - Brightness Control Register (BRIGHT)20	0X57 - IRQ2 Enable	
0X11 - Contrast Control Register (CONTRAST)20	0X58 - IRQ3 Enable	
0X12 - Sharpness Control Register I (SHARPNESS) 20	0X60 - GPIO Enable	
0X13 - Chroma (U) Gain Register (SAT_U)20	0X61 - GPIO OE	. 32
0X14 - Chroma (V) Gain Register (SAT_V)20	0X62 - GPIO OD	. 32
0X15 - HUE Control Register (HUE)20	0X63 - GPIO ID	. 32
<u> </u>	MIPI Transmitter Registers	. 32
OX18 - Coring Control Register (CORING) 20	0X70 - MIPI Control, Video Input Format and Number	
0X19 - Test Mux Selection	of Data Channels	
0X1A - CC/EDS Status Register (CC_STATUS)	0X71 - Picture Width	
0X1B - CC/EDS Data Register (CC_DATA)	0X72 - Picture Width	
0X1C - Standard Selection (SDT)	0X74 - Picture Height	
0X1D - Standard Recognition (SDTR)	0X75 - Blank Line Number.	
0X21 - Individual AGC GAIN (IAGC)	0X76 - Blank Line Number	
0X22 - AGC Gain (AGCGAIN)	0X77 - Frame-Start Count (for FS Packet Insertion)	

	0X78 - Frame-Start Count (for FS Packet Insertion) 33		OXC9 - Mean Offset Slope	
	0X79 - Line Start Count (for LS Packet Insertion) 33		OXCA - Mean Offset Up Gain	
	0X7A - Line Start Count (for LS Packet Insertion) 33		OXCB - Mean Offset Down Gain	. 37
	0X7B - Active Line Start Count (for ACT-LS Packet		OXCC - Delta Cutoff Threshold	. 37
	Insertion)		OXCD - Delta Slope	
	0X7C - Active Line Start Count (for ACT-LS Packet		OXCE - Low/High Average Threshold	. 37
	Insertion)		OXCF - Low Max Level Control	
	0X7D - Frame-End Count (for FE Packet Insertion) 33		OXDO - High Max Level Control	
	0X7E - Frame-End Count (for FE Packet Insertion) 33		OXD1 - Low Up Gain Control	. 38
	0X7F - Virtual Channel Numbers33		OXD2 - Low Down Gain Control	. 38
	0X80 - Word_count In Long Packet		OXD3 - High Up Gain Control	. 38
	0X81 - Word_count In Long Packet		OXD4 - High Down Gain Control	. 38
	0X82 - D_PHY Timing34		OXD5 - Low Pass Filter Coefficient	. 38
	0X83 - D-PHY Timing		0XD6 - PDF Index	. 38
	0X84 - D_PHY Timing		OXD7 - Histogram Window H Start	. 38
	0X85 - CLI-2 HS_CLK Timing		OXD8 - Histogram Window H Size	. 38
	0X86 - D_PHY Timing		OXD9 - Histogram Window H Size	
	0X87 - D_PHY Timing		OXDA - Histogram Window V Start	. 38
	0X88 - MIPI D-PHY Parameters		OXDB - Histogram Window V Size	. 38
	0x89 - SOT_Period in D-PHY		OXDC - Histogram Window V Size	
	0X8A - EOT_Period in D-PHY34		OXEO - Y Average	
	0X8B - D-PHY Timing		OXE1 - Y Average Limit	
	0X8C - D-PHY Timing		OXE2 - LOW Average	
	0X8D - D-PHY Timing		OXE3 - HIGH Average	
	0X8E - D-PHY Timing		OXE4 – Y Max	
	0X8F - D-PHY Timing		OXE5 - Y Min	. 39
	0X90 - Test Pattern Generator		OXE6 - MOFFSET	. 39
	0X91 - Escape_mode Timing		OXE7 - Low Gain	
	0X92 - Automatic Test Error Detection		OXE8 - High Gain	
	0X93 - Frame-Start Line Count		OXE9 - LI Slope	
	0X94 - Picture_Height High Bits35		OXEA - LH Slope	
	0X95 - Picture_Height Low Byte35		OXEB - HL Slope	
	0X96 - Special HSCK Count		OXEC - HH Slope	
	0x9B - RESYNC-delay Count		OXED - X Low	
	OXAO - MIPI Analog CTRL Data35		OXEE - X Mean	
	OXA1 - MIPI Analog CTRL Clock		OXEF - X High	. 39
	OXA2 - MIPI Analog CTRL Misc		0XF0 - Y Low	
	OXA3 - MIPI Analog Status		OXF1 - Y Mean	
	OXA4 - MIPI Analog Register		0XF2 - Y High	. 39
A	CA Registers		0XF3 - ACA Control	
	0XCO - ACA Control		OXF4 - ACA Control	
	OXC1 - ACA Gain Control		OXF5 - ACA Control	
	OXC2 - Y Average High Limit Control			
	OXC3 - Y Average Low Limit Control		ion History	
	OXC4 - Y Detection Threshold	About	Intersil	. 40
	0XC5 - Black Level	Packa	ge Outline Drawing	41
	0XC6 - Center Level		2.5x5H	
	0XC7 - White Level		2.5x5L	
	OXC8 - Mean Offset Limit	LJ	2.JAJL	. 42

### **Pin Configuration**



### **Pin Descriptions**

PIN#	1/0	PIN NAME	DESCRIPTION
ANALOG VIDE	O SIGNALS		
29	I	YINO/YINO+	Single-ended analog CVBS or Y input. For differential CVBS connect negative input.  Connect unused input to AGND through 0.1µF capacitor.
30	I	YIN1/YIN0-/DIAG0	Single-ended analog CVBS or Y input. For differential CVBS connect positive input. STB/STG detection.  Connect unused input to AGND through 0.1µF capacitor.
31	I	YIN2/YIN2+	Single-ended analog CVBS or Y input. For differential CVBS connect positive input.  Connect unused input to AGND through 0.1µF capacitor.
32	I	YIN3/YIN2-	Single-ended analog CVBS or Y input. For differential CVBS connect negative input. Connect unused input to AGND through 0.1µF capacitor.
3	I	DIAG1	STB/STG detection. Connect unused input to AGND through 0.1µF capacitor.
4	I	YIN4/YIN4+	Single-ended analog CVBS or Y input. For differential CVBS connect negative input. STB/STG detection mode disables pin as a video input. Connect unused input to AGND through 0.1µF capacitor.
5	I	YIN5/YIN4-	Single-ended analog CVBS or Y input. For differential CVBS connect positive input. Connect unused input to AGND through 0.1µF capacitor.
6	I	DIAG2	STB/STG detection. Connect unused input to AGND through 0.1µF capacitor.
7	I	YIN6/YIN6+	Single-ended Analog CVBS or Y input. For differential CVBS connect positive input. Connect unused input to AGND through 0.1µF capacitor.

intersil Submit Document Feedback FN8722.0

### Pin Descriptions (Continued)

PIN#	1/0	PIN NAME	DESCRIPTION
8	I	YIN7/YIN6-	Single-ended Analog CVBS or Y input. For differential CVBS connect negative input. Connect unused input to AGND through 0.1µF capacitor.
MIPI SIGNALS	,	ı.	
11	0	MIPICLK+	MIPI Clock
12	0	MIPICLK-	MIPI Clock
13	0	MIPID+	MIPI Data
14	0	MIPID-	MIPI Data
CRYSTAL CLO	CK SIGNALS	•	
15	0	хто	Clock output. Connected to a crystal.
16	I	ХТІ	Clock input. A 27MHz fundamental (or 3rd overtone) crystal or a single-ended oscillator can be connected.
GENERAL SIG	NALS	ı.	
18	0	INTREQ	Interrupt output signal.
19	1/0	GPO/SIADO	General purpose IO; Power-on serial IO bus address LSB select
22	I/O	GP1/SIAD1/HSYNC	General purpose IO; Power-on serial IO bus address selection: "0" for 88/8A, "1" for 78/7A.
23	1/0	GP2/VSYNC	General purpose IO
24	I	PDN	Power-down control pin. High active Schmitt trigger input
27	I	RSTB	Reset input. Low active Schmitt trigger input
SERIAL IO INT	ERFACE		
25	ı	SCLK	The MPU Serial interface Clock Line. (Schmitt trigger)
26	I/O	SDAT	The MPU Serial interface Data Line. (Schmitt trigger)
POWER AND	GROUND PI	NS	
20	1	VDD18	1.8V digital core power
17, 28	ı	VSS	1.8V digital core return
21	I	VDDIO	3.3 /1.8V digital I/O power
1	I	AVDD	1.8V analog ADC supply
2	I	AVSS	1.8V analog ADC return
9	I	VDDM	1.8V MIPI supply
10	ı	VSSM	1.8V MIPI return

### **Ordering Information**

PART NUMBER ( <u>Notes 1, 2, 3</u> )	PART MARKING	TEMP RANGE (°C)	PACKAGE (RoHS Compliant)	PKG. DWG. #
TW9992AT-NA1-GE	TW9992AT NA1-GE	-40 to +105	32 LD WQFN	L32.5x5H
TW9992-NA1-CE	TW9992 NA1-CE	-40 to +85	32 LD QFN	L32.5x5L
TW9992-NA1-EVAL	Evaluation Board			

#### NOTES:

- 1. Add "T" suffix for tape and reel. Please refer to TB347 for details on reel specifications.
- 2. These Intersil Pb-free plastic packaged products employ special Pb-free material sets; molding compounds/die attach materials and NiPdAu-Ag plate e4 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
- 3. For Moisture Sensitivity Level (MSL), please see product information page for TW9992. For more information on MSL, please see tech brief TB363.

Submit Document Feedback 5 Intersil 5 FN8722.0 March 23, 2015

#### **Absolute Maximum Ratings**

AVDD to AVSS	0.5V to +2.3V
VDDM to VSSM	-0.5V to +2.3V
VDD18 to VSS	-0.5V to +2.3V
VDDIO to VSS	0.5V to +4.2V
Any Digital Pin to VSS	0.5V to +5.5V
Any Analog Pin to AVSS	0.5V to +2.3V
ESD Ratings	
Human Body Model (Tested per AEC-Q100-002)	
TW9992	2kV
TW9992AT	2.5kV
Machine Model (Tested per AEC-A100-003)	250V
Charged Device Model (Tested per AEC-Q100-011)	750V
Latch-up (Per JESD-78D; Class 2, Level A; AEC-Q100-004)	100mA

#### **Thermal Information**

Thermal Resistance (Typical)	$\theta_{JA}$ (°C/W)	$\theta_{JC}(^{\circ}C/W)$
TW9992, 32 Ld QFN Package (Notes 4, 5)	30	1.8
TW9992AT, 32 Ld QFN Package (Notes 4, 5	<u>5</u> ) 29	1.2
Junction Temperature Range	5	5°C to +125°C
Storage Temperature Range	6	5°C to +150°C
Ambient Temperature Range	40	0°C to +105°C
Pb-Free Reflow Profile		see TB493

#### **Recommended Operating Conditions**

AVD,VDDM,VDD	+1.62V to +1.98V
VDD33	+2.97V to +3.6V
Ambient Temperature	
TW9992	40°C to +85°C
TW9992AT	40°C to +105°C

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

#### NOTES

- θ<sub>JA</sub> is measured in free air with the component mounted on a high effective thermal conductivity test board with "direct attach" features. See Tech Brief TB379.
- 5. For  $\theta_{JC}$ , the "case temp" location is the center of the exposed metal pad on the package underside.

**Electrical Specifications** Unless otherwise noted, the typical specifications are measured at the following conditions: VDD18 = AVDAD = AVDAD = AVDAD = 3.3V, unless otherwise noted. Typical values are at T<sub>A</sub> = +25 °C. **Boldface limits apply across the operating temperature range, -40 °C to +85 °C (TW9992), -40 °C to +105 °C (TW9992AT).** 

SYMBOL	PARAMETER	TEST CONDITIONS	MIN (Note 6)	ТҮР	MAX ( <u>Note 6)</u>	UNITS
INPUT SUPPLY						
IAA18	Analog Supply Current 1.8V		-	16.2	-	mA
IDD33	Digital I/O Supply Current 3.3V		-	2.8	-	mA
IDDO	Digital I/O Supply Current 1.8V		-	1	-	mA
IDDM	Digital MIPI Supply Current 1.8V		-	14.4	-	mA
IDD	Digital Core Supply Current 1.8V		-	27.6	-	mA
DIGITAL INPUTS	•	1		"		
VIH33	Input High Voltage (TTL/CMOS 3.3V Logic)		2.0	-	-	٧
VIH18	Input High Voltage (TTL/CMOS 1.8V Logic)		1.17	-	-	٧
VIHS33	Input High Voltage for Schmitt Trigger (TTL/CMOS 3.3V Logic)		2.0	-	-	٧
VIHS18	Input High Voltage for Schmitt Trigger (TTL/COMS 1.8V Logic)		1.2	-	-	٧
VIL33	Input Low Voltage (TTL/CMOS 3.3V Logic)		-	-	0.8	٧
VIL18	Input Low Voltage (TTL/CMOS 1.8V Logic)		-	-	0.63	٧
VILS33	Input Low Voltage for Schmitt Trigger (TTL/CMOS 3.3V Logic)		-	-	0.8	٧
VILS18	Input Low Voltage for Schmitt Trigger (TTL/CMOS 1.8V Logic)		-	-	0.48	٧
IIL, IIH	Input Leakage Current		-10	-	10	μΑ
CIN	Input Capacitance	f = 1MHz, VIN = 2.4V	-	5		pF
DIGITAL OUTPU	TS .	- I				•
VOH33	Output High Voltage	IOH = -2mA	2.4	-	-	V
VOH18	Output High Voltage	IOH = -2mA	1.35	-	-	٧
V0L33	Output Low Voltage	IOL = 2mA	-	-	0.4	٧

Submit Document Feedback 6 Intersil FN8722.0 March 23, 2015

**Electrical Specifications** Unless otherwise noted, the typical specifications are measured at the following conditions: VDD18 = AVDAD = AVDPLL = 1.8V, VDD33 = VDD0 = 3.3V, unless otherwise noted. Typical values are at T<sub>A</sub> = +25 °C. Boldface limits apply across the operating temperature range, -40°C to +85°C (TW9992), -40°C to +105°C (TW9992AT). (Continued)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN ( <u>Note 6)</u>	ТҮР	MAX ( <u>Note 6)</u>	UNITS
V0L18	Output Low Voltage	IOL = 2mA	-	-	0.45	V
IOZ	3-State Leakage Current		-10	-	10	μΑ
со	Output Capacitance		-	5	-	pF
MIPI OUTPUTS L	OW POWER					
V <sub>OL_LP</sub>	Output Low Voltage		-50	-	50	mV
Z <sub>O_LP</sub>	Output Impedance		110	-	-	Ω
δV/δt <sub>SR</sub>	Slew Rate at C <sub>LOAD</sub> = 0pF		-	-	500	mV/ns
$\delta V/\delta t_{SR}$	Slew Rate at C <sub>LOAD</sub> = 70pF		-	-	150	mV/ns
MIPI OUTPUTS H	IGH SPEED				I	
V <sub>CMTX</sub>	Static Common Mode Voltage		150	200	250	mV
ΔV <sub>CMTX(1,0)</sub>	V <sub>CMTX</sub> Mismatch Between V <sub>OD(0)</sub> and V <sub>OD(1)</sub>			<b>A</b>	5	mV
ΔV <sub>CMTX(LF)</sub>	V <sub>CMTX</sub> Common level variation			/ - V	25	mV <sub>PEAK</sub>
[V <sub>OD</sub> ]	Differential Voltage		140	200	270	mV
∆V <sub>OD</sub>	V <sub>OD</sub> Mismatch Between V <sub>OD(0)</sub> and V <sub>OD(1)</sub>		-	-	14	mV
V <sub>OHHS</sub>	Output High Voltage		-	-	360	mV
Z <sub>OS</sub>	Single-ended Output Impedance		40	50	62.5	Ω
∆Z <sub>OS</sub>	Z <sub>OS</sub> Mismatch		-	-	10	%
V <sub>OL_LP</sub>	Output Low Voltage		-50	-	50	mV
ANALOG INPUTS					I	
	YINO~YIN3, CIN0,1, VINO, 1 Input Range	AC Coupling	0.5	1.0	1.4	V <sub>P-P</sub>
	SOG0,1 Input Range		-	0.3	-	V <sub>P-P</sub>
C A	Analog Pin Input Capacitance		-	7	-	pF
HORIZONTAL PL	Ĺ	1		1	ı	1
$\Delta f_{H}$	Static Deviation		-	-	6.2	%
$\Delta f_{H}$	Lock In Range		±450	-	-	Hz

#### NOTES:

#### **Crystal Requirement**

SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS
	Nominal Frequency (Fundamental)		27		MHz
	Deviation		-	±50	ppm
RS	Series Resistor		80		Ω

Submit Document Feedback 7 intersil FN8722.0

<sup>6.</sup> Parameters with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified. Temperature limits established by characterization and are not production tested.

#### **Serial Host Interface Timing**

SYMBOL	PARAMETER	MIN (Note 7)	TYP	MAX (Note 7)	UNITS
t <sub>BF</sub>	Bus Free Time between STOP and START	500			ns
t <sub>sSDAT</sub>	SDAT Setup Time	50			ns
t <sub>hSDAT</sub>	SDAT Hold Time	-		0	ns
t <sub>sSTA</sub>	Setup Time for START Condition	260			ns
t <sub>sSTOP</sub>	Setup Time for STOP Condition	260			ns
t <sub>hSTA</sub>	Hold Time for START Condition	260			ns
t <sub>R_SB</sub>	Rise Time for SCLK and SDAT			120	ns
t <sub>F_SB</sub>	Fall Time for SCLK and SDAT			120	ns
C <sub>BUS</sub>	Capacitive Load for Each Bus Line			550	pF
fsclk	SCLK Clock Frequency			1000	kHz
t <sub>LOW</sub>	SCLK Low Time	260			ns
tHIGH	SCLK High Time	500			ns

#### NOTE:

#### **Serial Host Interface Timing Diagram**




FIGURE 2. SERIAL HOST INTERFACE TIMING DIAGRAM

<sup>7.</sup> Compliance to datasheet limits is assured by one or more methods: production test, characterization and/or design

#### **MIPI Low Power AC Timing**

SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	NOTES
t <sub>RLP</sub> /t <sub>FLP</sub>	Rise/Fall Time 15% to 85% of V <sub>OH</sub> - V <sub>OL</sub>	-	16.9/ 14.3	-	ns	At C <sub>LOAD</sub> = 70pF
t <sub>REOT</sub>	Rise/Fall Time 30% to 85% from HS EOT Common Level Drops Below 70mV	-	26	-	ns	At C <sub>LOAD</sub> = 70pF with additional RX side load cap of 60pF
t <sub>LP-PULSE-TX</sub>	Pulse Width of LP XOR Clock	-	74	-	ns	First/last pulse after/before Stop state
t <sub>LP-PULSE-TX</sub>		-	64	-	ns	All other pulses
t <sub>LP-PER-TX</sub>	Period of LP XOR Clock	-	148	-	ns	
t <sub>LPX</sub>	Transmitted Length (duration) of any Low Power State	-	74	-	ns	This is an internal parameter
f <sub>LP(MAX)</sub>	Maximum Low Power Toggle Frequency	-	6.76	-	MHz	Equivalent to 2*T <sub>LPX</sub> ns period

#### **MIPI Waveform**




FIGURE 3. MIPI WAVEFORM

### **MIPI High Speed AC Timing**

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Unit Interval Instantaneous	UI <sub>INST</sub>	-	4.629	-	ns	
UI Variation	ΔUI	-10%	-	10%	UI	Variation within a single burst with UI ≥ 1ns
Clock Lane DDR Clock Frequency (= 1/(2*UI INST MIN)	fh <sub>MAX</sub>	-	108		MHz	At f <sub>XTAL</sub> = 27MHz with 8b line coding
Rise/Fall Time 20% to 80%	t <sub>R</sub> /t <sub>F</sub>	-	-	0.3	UI	UI ≥ 1ns
		150	-	-	ps	
Data to Clock Skew	t <sub>SKEW</sub>	-0.15	-	0.15	UI <sub>INST</sub>	UI ≥ 1ns





FIGURE 4. MIPI HIGH SPEED AC TIMING DIAGRAM

Submit Document Feedback 10 FN8722.0 March 23, 2015

### **MIPI Protocol AC Timing**

SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	NOTES
T <sub>INIT(MASTER)</sub>	Master/Transmitter Initialization	-	300	-	μs	Stop State is driven; All lanes are initialized simultaneously
T <sub>WAKEUP</sub>	Wake Up from ULPS	-	1.02	-	ms	Mark-1 State is driven
T <sub>CLK-PREPARE</sub>	Clock Lane in Bridge State (LP - 00)	-	74	-	ns	
T <sub>CLK-PREPARE</sub> + T <sub>CLK-ZERO</sub>	Clock Lane in "Zero" State (Interval of: LP - 00 + HS - 0)	-	370	-	ns	
T <sub>CLK-PRE</sub>	Clock Lane Pre Drive before Data Lane Exits from Stop State	-	14	-	UI	
T <sub>HS-PREPARE</sub>	Data Lane in Bridge State (LP-00)	-	74	-	ns	
T <sub>HS-PREPARE</sub> + T <sub>HS-ZERO</sub>	Data Lane in "Zero" State (Interval of: LP-00 + HS-0)	-	370	-	ns	
T <sub>HS-TRAIL</sub>	Interval of Data Lane in Flipped Differential State after Last Payload Data Bit Transmission	-	85	-	ns	
T <sub>CLK-POST</sub>	Interval of Clock Lane Continual Transmission Past THS-TRAIL	-	325	-	ns	
T <sub>CLK-TRAIL</sub>	Interval of Clock Lane in HS-0 State Past T <sub>CLK-POST</sub>	7	105	-	ns	
ТЕОТ	Interval from Start of T <sub>CLK-TRAIL</sub> (T <sub>HS-TRAIL</sub> ) to Start of LP-11 State	-		-	ns	T <sub>CLK-TRAIL</sub> for Clock Lane, and T <sub>HS-TRAIL</sub> for Data Lane
T <sub>HS-EXIT</sub>	Clock (Data) Lane in LP-11 State Past T <sub>CLK-TRAIL</sub> (T <sub>HS-TRAIL</sub> )	-	1000	-	ns	








FIGURE 5. MIPI AC TIMING DIAGRAMS

#### **Thermal PAD Considerations**

#### **Thermal Pad Land Design Input**

The size of the thermal land should at least match the exposed die flag size. But it is necessary to avoid solder bridging between thermal pad and the perimeter pads. We recommend the clearance between thermal pad and perimeter pads is 0.15 mm.

#### **Thermal Via Design**

In order to take full advantage of QFN thermal performance, thermal vias are needed to provide a thermal path from top to inner/bottom layers of the motherboard to remove the heat.

- Via size (in diameter): 0.3 ~ 0.33mm
- Via pitch: 1.0 ~ 1.2 mm
- · # of thermal vias: depend on the application

#### STENCIL RECOMMENDATION

- . The small multiple openings should be used instead of one big opening.
  - 60 ~ 85% solder paste coverage
  - Rounded corners to minimize clogging
  - Positive taper with bottom opening larger than the top




FIGURE 6. NOT RECOMMENDED COVERAGE 91% FIGURE 7. RECOMMENDED COVERAGE 77%

FIGURE 8. RECOMMENDED COVERAGE 65%

### **Control Registers**

#### TW9992 Register Summary The registers are organized in functional groups in this Register Summary.

INDEX (HEX)	7	6	5	4	3	2	1	0	RESET (HEX)
00				ı	D				92
01		Rev	ision			Rev	ision		00
DECODE	3								
02	-	FC27	IFS	SEL		YS	SEL		48
03	VDLOSS	HLOCK	SLOCK	FIELD	VLOCK	-	MONO	DET50	-
04	-	СК	HY		<del>'</del>	-			
05	Hsp	Vsp	SAVE	-	FBPY	-	-	DEC_SEL	09
06	SRESET		_	AGC_EN		l	-		00
07	VDEL	AY_HI	VACTI	VE_HI	HDEL	AY_HI	HACT	IVE_HI	02
08				VDEL	AY_LO				12
09		VACTIVE_LO			CTIVE_LO				
0A		HDELAY_LO							OF
ОВ		HACTIVE_LO							D0
ос	PBW	DEM	PALSW	SET7	СОМВ	НСОМР	YCOMB	PDLY	СС

Submit Document Feedback 12 FN8722.0 intersil

 $\textbf{TW9992 Register Summary} \quad \text{The registers are organized in functional groups in this Register Summary}.$ 

INDEX (HEX)	7	6	5	4	3	2	1	o	RESET (HEX)	
0D	GenLock Test	Ntsc656	WSSEN			CCODDLINE	-		00	
10				BRIGH	TNESS				00	
11				CONT	RAST				64	
12	SCURVE	VSF	(	СТІ		SHAR	PNESS		11	
13				SA	Γ_U				80	
14				SA	Τ_V				80	
15				Н	UE				00	
17		SH	COR		-		VSHP		80	
18	сто	COR	C	COR	VC	OR		CIF	44	
19						RT	SEL		06	
<b>1</b> A		EDS_EN	CC_EN	PARITY	FF_OVF	FF_EMP	CC_EDS	LO_HI	10	
1B				CC_I	DATA				-	
1C	DTSTUS		STDNOW		ATREG		STANDARD		0F	
1D	START	PAL60	PALCN	PALM	NTSC4	SECAM	PALB	NTSCM	7F	
1F	TEST_DEBUG							00		
20		CLF	PEND			CL	PST		50	
21		NM	GAIN			WPGAIN		AGCGAIN8	22	
22				AGCGA	MN[7:0]				F0	
23					KWT				D8	
24	CLMPLD				CLMPL				ВС	
25	SYNCTD				SYNCT				B8	
26		MIS	SCNT			HS	WIN		44	
27				PCL	AMP				38	
28	VL	СКІ	VL	ско	VMODE	DETV	AFLD	VINT	00	
29		BSHT	ļ			VSHT	1		00	
2A	CKILI	LMAX			CKIL	LMIN			78	
2B	FCOMB		HTL		VTL1		VTL		44	
2C	CKLM		YDLY			H	FLT		30	
2D	-	EVCNT	-	SDET	TBC_EN	BYPASS	SYOUT	-	14	
2E	HF	PM	A	CCT		PM	С	BW	A5	
2F	NKILL	PKILL	SKILL	CBAL	FCS	LCS CCS BST				
30	SID_FAIL	PID_FAIL	FSC_FAIL	SLOCK_FAIL	CSBAD	MVCSN	CSTRIPE	CTYPE	-	
31	VCR	WKAIR	WKAIR1	VSTD	NINTL	WSSDET	EDSDET	CCDET	-	
32		HF	L REF/GVAL/PHE	AL/PHERRDO/CGAINO/BAMPO/MINAVG/SYTHRD/SYAMP						
33	FF	RM	· · ·	NR	CLI	<u> </u>	1	SP	05	
34	INE	DEX			NSEN/SSEN/	PSEN/WKTH			1A	
35	CTEST	YCLEN	CCLEN	VCLEN	GTEST	VLPF	CKLY	CKLC	00	

Submit Document Feedback 13 intersil FN8722.0 March 23, 2015

TW9992 Register Summary The registers are organized in functional groups in this Register Summary.

INDEX (HEX)	7	6	5	4	3	2	1	0	RESET (HEX)
36	GAIN	_SEL	ACLAMP_EN	DCLAMP_EN	CL_MARGIN	TOGGLE_ MODE	CM_CLAN	MP_MODE	32
37		•	PGA_BI	AS[1:0]	HSPGA_EN	-	AAFLF	<b>1</b> A	
38	VCMIN	N_SEL	DCLAM	P_ATTEN	ADC_	BIAS	IBINBU	JF_SEL	<b>D</b> 9
39	ACLAPN	I_ATTEN	PASSIVE_ CLAMP	RES_ REFERENCE			-		00
ЗА	-	S	SH_THRESH_GN	D	-		SH_THRESH_BA	Т	30
3B			SH_EN_GND2	SH_EN_BAT2	SH_EN_GND1	SH_EN_BAT1	SH_EN_GND0	SH_EN_BATO	00
3C	PRECOND	-	AGND_EN	AN_TEST_EN		-	AN_TE	ST_SEL	80
3D	GAIN	_SEL				PDS2	PDS1	PDS0	00
3F	F1LIEN	F2LIEN			LINENU	JMBER			<b>1</b> A
/BI									
40	CRCERR	WSSFLD				WSS[	19:16]		80
41				WSS	[15:8]				00
42				WSS	5[7:0]				00
48	-	LOCK_WTX	LOCK_RDX	AINC	EXTCLK_ENA	OEN	TRI656	DRVSTR	06
49			-			Y16	BT7	RGB565	00
4A	VSP		VSSL		HSP		HSSL		00
4B	СК	2S	СК	15	INTOEN	INTPOL	GPSYNCO	DNB_REV	08
4C			-		CLK_PDN	Y_PDN		-	00
4D			-		VSHALF	HSHALF	-	HSYNCODLY [8]	00
4E				HSYNCO	DLY[7:0]				00
50	GEM1X	GEM2X	VITC	VPS	WST	WSS	EDS	СС	00
51	LINE_INT	-	VDLOSS	DET50	-	SLOCK	HVLOCK	VCR	00
52				_			SHT_GND	SHT_BAT	00
53	GEM1X_STS	GEM2X_STS	VITC_STS	VPS_STS	WST_STS	WSS_STS	EDS_STS	CC_STS	00
54	LINE_INT_STS	MACROV_STS	VDLOSS_ STS	DET50_ STS	-	SLOCK_ STS	HVLOCK_STS	VCR_STS	00
55	-	-	STG_STS2	STB_STS2	STG_STS1	STB_STS1	STG_STS0	STB_STS0	00
56	-	-	-	-	-		IRQ1_ENA	1	00
57	IRQ2_ENA - IRQ2_ENA							00	
58				-	<u>I</u>	1	IRQ3	_ENA	00
60			-		GP3E	GP2E	GP1E	GP0E	00
61			-		GP30E	GP20E	GP10E	GP00E	00
62			-		GP30D	GP20D	GP10D	GP00D	00
63			-		GP3I	GP2I	GP1I	GP0I	00

Submit Document Feedback 14 intersil

 $\textbf{TW9992 Register Summary} \quad \text{The registers are organized in functional groups in this Register Summary}.$ 

INDEX (HEX)	7	6	5	4	3	2	1	0	RESET (HEX)	
MIPI TRA	NSMITTER I	REGISTERS								
70	PD_MIPI	TMLS_MIPI	TMHS_MIPI	PAL	PROGRE- SSIVE		LANE_NO		81	
71	LNINC1	SWAP_CRC	1FE		F	PIC_WIDTH[12:8	3]		85	
72			l	PIC_WII	DTH[7:0]				AO	
73	SWAP_YC	HS_DPHY_ TEST	FS_SP		Р	PIC_HEIGHT[12:	3]		01	
74			l	PIC_HEI	GHT[7:0]				EO	
75	-	FPGA	SDPROG		В	LANK_LINE[12:	8]		00	
76	BLANK_LINE[7:0]									
77	HSCK_FSFE	HSCK_LSLE	P720			FS_COUNT[12:8	1		05	
78				FS_COL	JNT[7:0]				88	
79	-	-	LIM656		ı	LS_COUNT[12:8	]		06	
7A		l .	1	LS_COL	JNT[7:0]				28	
7B	CHP_I	D[1:0]	SM_FRM		AC <sup>-</sup>	T_LS_COUNT[12	2:8]		46	
7C	ACT_LS_COUNT[7:0]							В3		
7D	INT_PAT	СН	_ID		ı	FE_COUNT[12:8	]		06	
7E				FE_COL	JNT[7:0]				13	
7F	FLDPOL	NOVID	ULPS_FSYNC	NOLN_START	HSCK_ ALWAYS_ON	PAL	VC1	[1:0]	00	
80				WORD_CC	OUNT[15:8]				05	
81				WORD_C	OUNT[7:0]				AO	
82		LPX_CI	NT[3:0]			HS_PF	EPARE		12	
83				HS_Z	ZERO				05	
84				HS_1	ΓRAIL				02	
85				CLK_A	AHEAD				0E	
86				CLK_	POST				08	
87				MARI	K_CNT				37	
88	-	FORCE_ULPS	ESC_EXIT	LPDT_MODE	RST_MODE	-	ESC_MODE	LINECODE_9B	00	
89				WAIT_FR/	AMES[7:0]				00	
8A	EOT_PERIOD[7:0]								02	
8B		CLK_PREPARE CLK_PRE								
8C		LP11	_CNT			CLK_	TRAIL		22	
8D		CLK_ZERO								
8E	SHORT_PKT_DELAY CLK_SOT_CNT									
8F				ULPS_LF	P11_CNT				01	
90	PRBS_ER_ RST	ATG_RESYNC	-	TESTSET0	ATG_INV8	PRBS_SEL	HSTEST_SEL	ATEST_EN	00	
91		1	<u> </u>	ESCAPE	 DELAY	1	<u> </u>		ОС	

Submit Document Feedback 15 intersil

 $\textbf{TW9992 Register Summary} \quad \text{The registers are organized in functional groups in this Register Summary}.$ 

INDEX (HEX)	7	6	5	4	3	2	1	0	RESET (HEX)	
92	PRBS_ERR_ DET				-				00	
93				FRM_STAI	RT_LNCNT				0E	
94	-	-	-	-	-	INPU	T_PIC_HEIGHT[	[10:8]	00	
95			!	INPUT_PIC_HEIGHT[7:0]						
96				SP_HS0	CK_CNT				1A	
9B				RESYNC_DE	LAY_COUNT				02	
A0				CTRL_B	IT_DATA				00	
A1				CTRL_E	BIT_CLK				00	
A2	RON	LOWF	RESETB_PLL	DPHY_RSTB	PWD_BG	PWD_PLL	PWD_DATA	PWD_CLK	OF	
А3	PLOCK	FLOCK	VCTL_HIGH	RST_OFF		ITU	INE		00	
A4									00	
CA REG	ISTERS									
CO	ACA_DBG	HIST_WIN_EN	-	ACA_BYPASS	LPOFF	MLHCOMP	MDLTON	ACA_ON	06	
C1		-		!	ACA_	_GAIN	!		20	
C2		-		YAVGHLIM						
C3		-			YAVO	GLLIM			08	
C4			-			YMIN	MAXR		09	
<b>C</b> 5		-				BLKLVL			10	
C6			-	•	YCENTER					
<b>C</b> 7		-		WHTLVL						
C8	-			MOFSLIM						
<b>C</b> 9		-		MOFSSLOPE						
CA		-		MOFSUPGAIN						
СВ		-		MOFSDNGAIN						
СС		-	1	MDLTCUT						
CD		-				MDLTSLOPE			1F	
CE		-			YLHA	/GDIFF			1A	
CF		-	•			LMAXGRAD			ОС	
D0		-				HMAXGRAD			ОС	
D1		-				LGRADUP			ОС	
D2		-		LGRADDN						
D3		-		HGRADUP						
D4		-		HGRADDN						
D5			-	LPFCOEFF				04		
D6			PDF_	INDEX			ACA_MASK	READ_EN	00	
D7				HAVST	_HIST		•	•	00	

Submit Document Feedback 16 intersil FN8722.0 March 23, 2015

 $\textbf{TW9992 Register Summary} \quad \text{The registers are organized in functional groups in this Register Summary}.$ 

INDEX (HEX)	7	6	5	4	3	2	1	o	RESET (HEX)
D8				-				HAVSIZE_HIST _HI	01
D9				HAVSIZE_	HIST_LO				68
DA				VAVST	_HIST				00
DB				-				VAVSIZE_HIST _HI	01
DC				VAVSIZE_	HIST_LO				20
EO				YAVG_	RAW				76
E1				YAVG_	_LIM				75
E2				LOW_	_AVG				4D
E3				HIGH_	_AVG				АВ
E4				Y_M	IAX				2A
<b>E</b> 5				Y_N	IIN				EO
E6				MOFF	SET				07
E7				LGR	AD				EB
E8				HGR	AD				03
<b>E</b> 9				LL_SI	.OPE				39
EA				LH_SI	OPE				4F
EB				HL_SI	OPE				3D
EC				HH_SI	LOPE				3B
ED				X_LC	ow				42
EE				х_мі	EAN				75
EF				Х_Н	IGH				во
F0				Y_LC	ow				3D
F1				Y_MI	EAN				7C
F2				Y_HI	GH				В4
F3			-				DIS_I	-INE_EN	02
F4				-				DIS_LINE_SP_ HI	00
F5				DIS_LIEN	_SP_L0				00

NOTE:

<sup>8. &</sup>quot;-" for Register means "Reserved", for reset value it means "unknown".

### **TW9992 Register Descriptions**

BIT	FUNCTION	R/W	DESCRIPTION	RESET
0X0	0 - PRODUCT ID	CODE	REGISTER (ID)	
7-0	ID	R	Product ID code	92h
0X0	1 - PRODUCT RI	EVISIO	N CODE REGISTER (ID)	
7-0	REV	R	Revision Number	0
0X0	2 - INPUT FORM	IAT (IN	FORM)	
7	Reserved	R/W	Reserved	_
6	FC27	R/W	1 = Input crystal clock frequency is 27MHz.	1
ŭ			0 = Square pixel mode. Must use 24.54MHz for 60Hz field rate source or 29.5MHz for 50Hz field rate source.	
5-4	IFSEL	R/W	0 = Composite video decoding Others = N/A	0
3-0	YSEL[3:0]	R/W	These three bits control the input video selection. It selects the composite video source For single-ended input:	8
	G	0	0 = YIN0 1 = YIN1 2 = YIN2 3 = YIN3 4 = YIN4 5 = YIN5 6 = YIN6 7 = YIN7 For differential input: $8 = YIN0\pm 9 = YIN2\pm 10 = YIN4\pm 11 = YIN6\pm$ Codes 12-15 disconnect the input	
0X0	3 - DECODER S	TATUS	REGISTER I (STATUS1)	
7	VDLOSS	R	1 = Video not present. (Sync is not detected in number of line periods specified by MISSCNT register) 0 = Video detected.	0
6	HLOCK	R	1 = Horizontal sync PLL is locked to the incoming video source. 0 = Horizontal sync PLL is not locked.	0
5	SLOCK	R	1 = Subcarrier PLL is locked to the incoming video source. 0 = Subcarrier PLL is not locked.	0
4	FIELD	R	1 = Odd field is being decoded. 0 = Even field is being decoded.	0
3	VLOCK	R	1 = Vertical logic is locked to the incoming video source. 0 = Vertical logic is not locked.	0
2	Reserved	R	Reserved	-
1	MONO	R	1 = No color burst signal detected. 0 = Color burst signal detected.	0
0	DET50	R	0 = 60Hz source detected 1 = 50Hz source detected	0
			The actual output vertical scanning frequency depends on the current standard invoked.	
	4 - HSYNC DELA			1
7	Reserved	R/W	Reserved	-
6-5	CKHY	R/W	Color killer time constant 0 = Fastest 3 = Slowest	0
4-0	Reserved	R/W	Reserved	-
0X0	5 - AFE SELECT	ION		
7-4	Reserved	R/W	Reserved	0
3	FBPY	R/W	0 = Disable Y channel antialiasing filter (RGB mode) 1 = Enable Y channel antialiasing filter (decoder mode)	1
2-1	Reserved	R/W	Reserved	-
0	DEC_SEL	R/W	AFE control selection 0 = Reserved 1 = Decoder input mode	1

intersil FN8722.0 Submit Document Feedback 18

# TW9992 Register Descriptions (Continued)

BIT	FUNCTION	R/W	DESCRIPTION	RESET
0XO	6 - ANALOG COM	NTROL	REGISTER (ACNTL)	
7	SRESET	W	Soft reset. Write a "1" to reset the device to its default state but all register contents remain unchanged. This bit is self-cleared.	0
6-5	Reserved	R/W	Reserved	-
4	AGC_EN	R/W	0 = AGC loop function enabled. 1 = AGC loop function disabled. Gain is set to by AGCGAIN.	0
3-0	Reserved	R/W	Reserved	-
OXO	7 - CROPPING R	EGIST	ER, HIGH (CROP_HI)	
7-6	VDELAY_HI	R/W	Bit[9:8] of the 10-bit Vertical Delay register.	0
5-4	VACTIVE_HI	R/W	Bit[9:8] of the 10-bit VACTIVE register. Refer to description on Reg0x109 for its shadow register.	0
3-2	HDELAY_HI	R/W	Bit[9:8] of the 10-bit Horizontal Delay register.	0
1-0	HACTIVE_HI	R/W	Bit[9:8] of the 10-bit HACTIVE register.	2
OXO	8 - VERTICAL DE	LAY R	EGISTER, LOW (VDELAY_LO)	
7-0	VDELAY_LO	R/W	Bit[7:0] of the 10-bit Vertical Delay register. The two MSBs are in the CROP_HI register. It defines the number of lines between the leading edge of VSYNC and the start of the active video.	12
OXO	9 - VERTICAL AC	TIVE F	REGISTER, LOW (VACTIVE_LO)	
7-0	VACTIVE_LO	R/W	Bit[7:0] of the 10-bit Vertical Active register. The two MSBs are in the CROP_HI register. It defines the number of active video lines per frame output.  The VACTIVE register has a shadow register for use with 50Hz source when Atreg of Reg0x11C is not set. This register can be accessed through the same index address by first changing the format standard to any 50Hz standard.	F0
0X0	A - HORIZONTAI	. DELA	Y REGISTER, LOW (HDELAY_LO)	
7-0	HDELAY_LO	R/W	Bit[7:0] of the 10-bit Horizontal Delay register. The two MSBs are in the CROP_HI register. It defines the number of pixels between the leading edge of the HSYNC and the start of the image cropping for active video.  The HDELAY_LO register has two shadow registers for use with PAL and SECAM sources respectively. These register can be accessed using the same index address by first changing the decoding format to the corresponding standard.	0F
0X0	B - HORIZONTAI	ACTIV	VE REGISTER, LOW (HACTIVE_LO)	
	HACTIVE_LO	R/W	Bit [7:0] of the 10-bit Horizontal Active register. The two MSBs are in the CROP_HI register. It defines the number of active pixels per line output.	D0
0X0	C - CONTROL RE	GISTE	R I (CNTRL1)	
7	PBW	R/W	Combined with VTL [3], there are four different Chroma bandwidth can be selected.  1 = Wide Chroma BPF BW  0 = Normal Chroma BPF BW	1
6	DEM	R/W	Color killer sensitivity  1 = Low 0 = High	1
5	PALSW	R/W	1 = PAL switch sensitivity low. 0 = PAL switch sensitivity normal.	0
4	SET7	R/W	1 = The black level is 7.5 IRE above the blank level. 0 = The black level is the same as the blank level.	0
3	СОМВ	R/W	1 = Adaptive comb filter on for NTSC/PAL 0 = Notch filter	1
2	НСОМР	R/W	1 = Operation mode 1. (recommended) 0 = Operation mode 0.	1
1	YCOMB	R/W	This bit controls the comb operation when there is no color burst.  1 = No comb  0 = Comb.	0
0	PDLY	R/W	PAL delay line	0

Submit Document Feedback 19 intersil FN8722.0 March 23, 2015

# TW9992 Register Descriptions (Continued)

BIT	FUNCTION	R/W	DESCRIPTION	RESET
oxo	D - CC/WSS CO	NTROL	· · · · · · · · · · · · · · · · · · ·	
7-6	Reserved	R/W	Reserved	-
5	WSSEN	R/W	0 = Disable WSS decoding 1 = Enable	0
4-0	CCODDLINE	R/W	These bits control the Closed Caption decoding line number in case of odd field	00
0X1	0 - BRIGHTNES	S CONT	ROL REGISTER (BRIGHT)	
7-0	BRIGHTNESS	R/W	These bits control the brightness. They have value of -128 to 127 in 2's complement form. Positive value increases brightness. A value 0 has no effect on the data.	00
0X1	1 - CONTRAST C	ONTRO	DL REGISTER (CONTRAST)	
7-0	CONTRAST	R/W	These bits control the contrast. They have value of 0 to 3.98 (FFh). A value of 100 (64h) yields a gain of 100%. The gain ranges from 0 to 255%	64
0X1	2 - SHARPNESS	CONT	ROL REGISTER I (SHARPNESS)	
7	SCURVE	R/W	This bit controls the center frequency of the peaking filter. The corresponding gain adjustment is HFLT.  0 = Low 1 = Center	0
6	VSF	R/W	This bit is for internal used.	0
5-4	СТІ	R/W	Color transient improvement level control. There are 4 enhancement levels with 0 being the lowest and 3 being the highest.	1
3-0	SHARP	R/W	These bits control the amount of sharpness enhancement on the luminance signals. There are 16 levels of control with '0' having no effect on the output image and '15' being the strongest.	1
0X1	3 - CHROMA (U)	GAIN	REGISTER (SAT_U)	
7-0	SAT_U	R/W	These bits control the digital gain adjustment to the U (or Cb) component of the digital video signal. The color saturation can be adjusted by adjusting the U and V color gain components by the same amount in the normal situation. The U and V can also be adjusted independently to provide greater flexibility. The range of adjustment is 0 to 200%.	80
0X1	4 - CHROMA (V)	GAIN I	REGISTER (SAT_V)	
7-0	SAT_V	R/W	These bits control the digital gain adjustment to the V (or Cr) component of the digital video signal. The color saturation can be adjusted by adjusting the U and V color gain components by the same amount in the normal situation. The U and V can also be adjusted independently to provide greater flexibility. The range of adjustment is 0 to 200%.	80
0X1	5 - HUE CONTRO	DL REG	ISTER (HUE)	
7-0	HUE	R/W	These bits control the color hue. It is in 2's complement form with 0 being the center value. Positive value results in red hue and negative value gives green hue.	00
0X1	7 - VERTICAL PI	EAKING	CONTROL I	
7-4	SHCOR	R/W	These bits provide coring function for the sharpness control.	8
3	Reserved	R/W	Reserved	-
2-0	VSHP	R/W	Vertical peaking gain control	0
0X1	8 - CORING CO	NTROL	REGISTER (CORING)	
7-6	CTCOR	R/W	These bits control the coring function for the CTI. It has internal step size of 2.	1
5-4	CCOR	R/W	These bits control the low level coring function for the Cb/Cr output.	0
3-2	VCOR	R/W	These bits control the coring function of the vertical peaking logic. It has an internal step size of 2.	1
1-0	CIF	R/W	These bits control the IF compensation level.  0 = None   1 = 1.5dB   2 = 3dB   3 = 6dB	0

Submit Document Feedback 20 Intersil FN8722.0 March 23, 2015

# TW9992 Register Descriptions (Continued)

BIT	FUNCTION	R/W	DESCRIPTION	RESET
0X1	9 - TEST MUX S	ELECTI	ON	
7-4	Reserved	R/W	Reserved	-
3-0	RTSEL	R/W	Misc output signal selection	6
			0: vdloss 1: hlock	
			2: slock 3: vlock	
			4: mono 5: det50	
			6: field 7: rtcout	
			8: bpg 9: vdet	
			A: cgate B: dqsync	
			C: mcvsn D: act_video E: (reserved) F: sav	
			E: (reserved) F: sav	
0X1	A - CC/EDS STA	TUS RI	EGISTER (CC_STATUS)	
7	Reserved	R/W	Reserved	-
6	EDS_EN	R/W	0 = EDS data is not transferred to the CC_DATA FIFO.	0
			1 = EDS data is transferred to the CC_DATA FIFO.	
5	CC_EN	R/W	0 = CC data is not transferred to the CC_DATA FIFO.	0
	-		1 = CC data is transferred to the CC_DATA FIFO.	
4	PARITY	R	0 = Data in CC_DATA has no error.	-
			1 = Data in CC_DATA has odd parity error.	
3	FF_OVF	R	0 = An overflow has not occurred.	-
			1 = An overflow has occurred in the CC_DATA FIFO.	
2	FF_EMP	R	0 = CC_DATA FIFO is empty.	-
			1 = CC_DATA FIFO has data available.	
1	CC_EDS	R	0 = Closed caption (CC) data is in CC_DATA register.	-
			1 = Extended data service (EDS) data is in CC_DATA register.	
0	LO_HI	R	0 = Low byte of the 16-bit word is in the CC_DATA register.	-
			1 = High byte of the 16-bit word is in the CC_DATA register.	
0X1	B - CC/EDS DAT	A REG	ISTER (CC_DATA)	
7-0	CC_DATA	R	These bits store the incoming closed caption or even field closed caption data.	-
0X1	.C - STANDARD	SELEC1	TION (SDT)	
7	DETSTUS	R	0 = Idle1 = Detection in progress	-
6-4	STDNOW	R	Current standard invoked	-
			0 = NTSC(M) 1 = PAL (B,D,G,H,I) 2 = SECAM 3 = NTSC4.43	
			4 = PAL (M) $5 = PAL (CN)$ $6 = PAL 60$ $7 = N/A$	
3	ATREG	R/W	1 = Disable the shadow registers.	0
			0 = Enable VACTIVE and HDELAY shadow registers value depending on standard	
2-0	STANDARD	R/W	Standard selection	7
			0 = NTSC(M) $1 = PAL(B,D,G,H,I)$ $2 = SECAM$ $3 = NTSC4.43$	
			4 = PAL (M) 5 = PAL (CN) 6 = PAL 60 7 = Auto detection	

intersil FN8722.0 Submit Document Feedback 21

# TW9992 Register Descriptions (Continued)

BIT	FUNCTION	R/W	DESCRIPTION	RESET
0X1	D - STANDARD F	RECOG	NITION (SDTR)	
7	ATSTART	R/W	Writing 1 to this bit will manually initiate the auto format detection process.  This bit is a self-resetting bit.	0
6	PAL6_EN	R/W	1 = Enable recognition of PAL60. 0 = Disable recognition.	1
5	PALN_EN	R/W	1 = Enable recognition of PAL (CN). 0 = Disable recognition.	1
4	PALM_EN	R/W	1 = Enable recognition of PAL (M). 0 = Disable recognition.	1
3	NT44_EN	R/W	1 = Enable recognition of NTSC 4.43. 0 = Disable recognition.	1
2	SEC_EN	R/W	1 = enable recognition of SECAM. 0 = disable recognition.	1
1	PALB_EN	R/W	1 = enable recognition of PAL (B, D, G, H, I). 0 = disable recognition.	1
0	NTSC_EN	R/W	1 = enable recognition of NTSC (M). 0 = disable recognition.	1
0X1	F - TEST			
7-0	Test	R/W	Reserved	00
0X2	0 - CLAMPING G	AIN (C	LMPG)	
7-4	CLPEND	R/W	These 4 bits set the end time of the clamping pulse in the increment of 8 system clocks. The clamping time is determined by this together with CLPST.	5
3-0	CLPST	R/W	These 4 bits set the start time of the clamping pulse in the increment of 8 system clocks. It is referenced to PCLAMP position.	0
0X2	1 - INDIVIDUAL	AGC G	AIN (IAGC)	
7-4	NMGAIN	R/W	These bits control the normal AGC loop maximum correction value.	2
3-1	WPGAIN	R/W	Peak AGC loop gain control.	1
0	AGCGAIN8	R/W	Reserved	0
0X2	2 - AGC GAIN (A	GCGAI	N)	
7-0	AGCGAIN	R/W	These bits are the lower 8 bits of the 9-bit register that controls the AGC gain when AGC loop is disabled.	F0h
0X2	3 - WHITE PEAK	THRES	SHOLD (PEAKWT)	
7-0	PEAKWT	R/W	These bits control the white peak detection threshold.	D8
0X2	4 - CLAMP LEVE	L (CLN	MPL)	
7	CLMPLD	R/W	0 = Clamping level is set by CLMPL. 1 = Clamping level preset at 60d.	1
6-0	CLMPL	R/W	These bits determine the clamping level of the Y channel.	3C
0X2	5 - SYNC AMPLI	TUDE (	SYNCT)	
7	SYNCTD	R/W	0 = Reference sync amplitude is set by SYNCT. 1 = Reference sync amplitude is preset to 38h.	1
6-0	SYNCT	R/W	These bits determine the standard sync pulse amplitude for AGC reference.	38
0X2	6 - SYNC MISS C	OUNT	REGISTER (MISSCNT)	
7-4	MISSCNT	R/W	These bits set the threshold for horizontal sync miss count threshold.	4
3-0	HSWIN	R/W	These bits set the size for the horizontal sync detection window.	4
0X2	7 - CLAMP POSI	TION F	REGISTER (PCLAMP)	<u> </u>
	PCLAMP	R/W	These bits set the clamping position from the PLL sync edge	38
		<u> </u>	, , ,	

intersil FN8722.0 Submit Document Feedback 22

# TW9992 Register Descriptions (Continued)

BIT	FUNCTION	R/W	DESCRIPTION	RESET
0X2	8 - VERTICAL C	ONTRO	LI	
7-6	VLCKI	R/W	Vertical lock in time. 0 = Fastest 3 = Slowest	0
5-4	VLCKO	R/W	Vertical lock out time. 0 = Fastest 3 = Slowest	0
3	VMODE	R/W	Vertical detection window.  0 = Vertical count down mode  1 = Search mode	0
2	DETV	R/W	0 = Normal VSYNC logic 1 = Recommended for special application only	0
1	AFLD	R/W	Auto field generation control 0 = Off 1 = On	0
0	VINT	R/W	Vertical integration time control.  0 = Short	0
0X2	9 - VERTICAL C	ONTRO		
7-5	BSHT	R/W	Burst PLL center frequency control.	0
4-0	VSHT	R/W	VSYNC output delay control in the increment of half-line length	0
0X2	A - COLOR KILL	ER LE	/EL CONTROL	
7-6	CKILMAX	R/W	These bits control the amount of color killer hysteresis. The hysteresis amount is proportional to the value.	1
5-0	CKILMIN	R/W	These bits control the color killer threshold. Larger value gives lower killer level.	38
0X2	B - COMB FILTE	R CON	TROL	
7	FCOMB	R/W	1 = Nonadaptive comb 0 = Adaptive comb.	0
6-4	HTL	R/W	Adaptive Comb filter control (factory use only).	4
3	VTL1	R/W	Comb filter bandwidth control	0
2-0	VTL	R/W	Adaptive Comb filter threshold control (factory use only)	4
0X2	C - LUMA DELA	Y AND	HFILTER CONTROL	
7	CKLM	R/W	Color Killer mode.  0 = Normal 1 = Fast (for special application)	0
6-4	YDLY	R/W	Luma delay fine adjustment.  This 2's complement number provides -4 to +3 unit delay control.	3
3-0	HFLT	R/W	Peaking control 2. The peaking curve is controlled by SCURVE bit.	0
0X2	D - MISCELLAN	EOUS (	CONTROL REGISTER I (MISC1)	
7	Reserved	R/W	Reserved	-
6	EVCNT	R/W	0 = Normal operation 1 = Even field counter in special mode	0
5	Reserved	R/W	Reserved	-
4	SDET	R/W	ID detection sensitivity. "1" is recommended.	1
3	TBC_EN	R/W	0 = TBC off 1 = Internal TBC enabled. (test purpose only)	0
2	BYPASS	R/W	It controls the standard detection and should be set to '1' in normal use.	1
1	SYOUT	R/W	0 = HSYNC is always generated 1 = HSYNC is disabled when video loss is detected	0
0	Reserved	R/W	Reserved	-

Submit Document Feedback 23 intersil FN8722.0 March 23, 2015

# TW9992 Register Descriptions (Continued)

BIT	FUNCTION	R/W	DESCRIPTION	RESET
0X2	E - MISCELLANE	ous c	CONTROL REGISTER II (MISC2)	
7-6	НРМ	R/W	Horizontal PLL acquisition time.  0 = Slow 1 = Medium 2 = Auto 3 = Fast	2
5-4	ACCT	R/W	ACC time constant 0 = No ACC  1 = Slow  2 = Medium  3 = Fast	2
3-2	SPM	R/W	Burst PLL control. 0 = Slowest 1 = Slow 2 = Fast 3 = Fastest	1
1-0	CBW	R/W	Chroma low pass filter bandwidth control.  0 = Low	1
0X2	F - MISCELLANE	OUS C	ONTROL III (MISC3)	
7	NKILL	R/W	1 = Enable noisy signal color killer function in NTSC mode. 0 = Disable	1
6	PKILL	R/W	1 = Enable automatic noisy color killer function in PAL mode. 0 = Disable	1
5	SKILL	R/W	1 = Enable automatic noisy color killer function in SECAM mode. 0 = Disable	1
4	CBAL	R/W	0 = Normal output 1 = Special output mode.	0
3	FCS	R/W	1 = Force decoder output value determined by CCS. 0 = Disable	0
2	LCS	R/W	1 = Enable predetermined output value indicated by CCS when video loss is detected. 0 = Disable	0
1	ccs	R/W	When FCS is set high or video loss condition is detected when LCS is set high, one of two colors display can be selected.  1 = Blue color 0 = Black	0
0	BST	R/W	1 = Enable blue stretch. 0 = Disable	0
0X3	0 - MACROVISIO	N DET	ECTION (MVSN)	
7	SID_FAIL	R	SECAM ID detection failed	-
6	PID_FAIL	R	PAL ID detection failed	-
5	FSC_FAIL	R	FSC frequency detection failed	-
4	SLOCK_FAIL	R	Subcarrier lock detection failed	-
3	CSBAD	R	Macrovision color stripe detection may be un-reliable	-
2	MCVSN	R	1 = Macrovision AGC pulse detected 0 = Not detected.	-
1	CSTRIPE	R	1 = Macrovision color stripe protection burst detected 0 = Not detected.	-
0	CTYPE	R	This bit is valid only when color stripe protection is detected, i.e., Cstripe = 1.  1 = Type 2 color stripe protection  0 = Type 3 color stripe protection	-

intersil Submit Document Feedback 24

# TW9992 Register Descriptions (Continued)

BIT	FUNCTION	R/W	DESCRIPTION	RESET
0X3	1 - CHIP STATUS	II (CS	TATUS2)	
7	VCR	R	VCR signal indicator	-
6	WKAIR	R	Weak signal indicator 2	-
5	WKAIR1	R	Weak signal indicator1	-
4	VSTD	R	Standard line per field indicator	-
3	NINTL	R	Non-interlaced signal indicator	-
2	WSSDET	R	1 = WSS data detected 0 = Not detected	-
1	EDSDET	R	1 = EDS data detected 0 = Not detected	-
0	CCDET	R	1 = CC data detected 0 = Not detected	-
0X3	2 - H MONITOR	(HFREI	F)	
7-0	HFREF, etc.	R	Horizontal line frequency indicator HREF[9:2] / GVAL[8:1] / PHERRDO / CGAINO / BAMPO / MINAVG / SYTHRD / SYAMP	-
0X3	3 - CLAMP MOD	E (CLN	ID)	I
7-6	FRM	R/W	Free run mode.  0 = Auto mode  1 = Auto mode  2 = 60Hz  3 = 50Hz	0
5-4	YNR	R/W	Y HF Noise Reduction. 0 = None 1 = Smallest 2 = Small 3 = Medium	0
3-2	CLMD	R/W	Clamping mode control.  0 = Sync top 1 = Auto 2 = Pedestal 3 = NA	1
1-0	PSP	R/W	Slice level.  0 = Low 1 = Medium 2 = High 3 = NA	1
0X3	4 - ID DETECTIO	N CON	TROL (NSEN/SSEN/PSEN/WKTH)	
7-6	INDEX	R/W	These two bits indicate which of the four lower 6-bit registers is currently being controlled. The write sequence is a two step process unless the same register is written. A write of {ID,000000} selects one of the four registers to be written. A subsequent write will actually write into the register.	0
5-0	NSEN/	R/W	IDX = 0 controls the NTSC ID detection sensitivity (NSEN).	1A/
	SSEN/		IDX = 1 controls the SECAM ID detection sensitivity (SSEN).	20/
	PSEN/ WKTH		IDX = 2 controls the PAL ID detection sensitivity (PSEN).  IDX = 3 controls the weak signal detection sensitivity (WKTH).	1C/ 11
0X3	5 - CLAMP CON	TROL (		
7	CTEST	R/W	Clamping control for debug use.	0
6	YCLEN	R/W	0 = Enable Y channel clamp 1 = Disable	0
5	CCLEN	R/W	Reserved	0
4	VCLEN	R/W	Reserved	0
3	GTEST	R/W	0 = Normal operation 1 = Test	0
2	VLPF	R/W	Sync filter bandwidth control.	0
1	CKLY	R/W	Clamping current control 1.	0
0	CKLC	R/W	Clamping current control 2.	0

intersil FN8722.0 Submit Document Feedback 25 March 23, 2015

# TW9992 Register Descriptions (Continued)

BIT	FUNCTION	R/W	DESCRIPTION	RESET
0X3	6 - DIFFERENTIA	L CLA	MPING CONTROL 1	
7-6	GAIN_SEL	R/W	Analog front end pre-amplifier gain control $0 = 1x$ $1 = 2x$ $2 = 4x$ $3 = 4x$	0
5	ACLAMP_EN	R/W	Reserved	1
4	DCLAMP_EN	R/W	Reserved	1
3	CL_MARGIN	R/W	Adjusts the timing spacing between the two nonoverlapping clocks that operate in the toggle-mode.  0 = 3 to 27MHz clock periods  1 = 6 to 27MHz clock periods	0
2	TOGGLE_MODE	R/W	Enables the toggle-mode which eliminates systematic offsets between the two output phases of the Common Mode Restore Amp by swapping them from line to line.  0 = Disable toggle mode  1 = Enable	0
1-0	CM_CLAMP_MODE	R/W	Selects between 4 modes of operation for the Common-Mode-Restore: table needed derived from Verilog module.  00 = Clamp counter 10 = Burst period 11 = Back-porch counter	2
0X3	7 - DIFFERENTIA	L CLA	MPING CONTROL 2	
7-6	Reserved	R/W	Reserved	0
5-4	PGA_BIAS	R/W	Controls PGA bias current 0 = 20μA 1 = 40μA 2 = 60μA 3 = 80μA	1
3	PGA_EN	R/W	PGA enable 0 = PGA disabled 1 = PGA enabled	1
2	Reserved	R/W	Reserved	0
1-0	AAFLPF	R/W	Antialiasing filter control  00 = 9MHz, OdB in pass band  01 = 10MHz, -3dB in pass band  10 = 7MHz, OdB in pass band  11 = 8MHz, -3dB in pass band	2
0X3	8 - DIFFERENTIA	L CLA	MPING CONTROL 3	
7-6	VCMIN_SEL	R/W	Input common mode voltage control from 400mV to 1.02V in 20mV increment 00 = 700mV 01 = 800mV 10 = 900mV (Decoder) 11 = 1000mV	3
5-4	DCLAMP_ATTEN	R/W	DC restore clamp current control $00 = 30\mu\text{A}$ $01 = 25\mu\text{A}$ $10 = 10\mu\text{A}$ $11 = 5\mu\text{A}$	1
3-2	ADC_BIAS	R/W	ADC bias current selection $00 = 10\mu\text{A (Decoder)}$ $01 = 15\mu\text{A}$ $10 = 20\mu\text{A}$ $11 = 25\mu\text{A}$	2
1-0	IBINBUF_SEL	R/W	Bias current control for AFE preamplifier $00 = 20\mu\text{A (Decoder)}$ $01 = 40\mu\text{A}$ $10 = 60\mu\text{A}$ $11 = 80\mu\text{A}$	1

intersil FN8722.0 Submit Document Feedback 26 March 23, 2015

# TW9992 Register Descriptions (Continued)

BIT	FUNCTION	R/W	DESCRIPTION	RESET
)X3	9 - DIFFERENTIA	AL CLA	MPING CONTROL 4	
7-6	ACLAMP_ATTEN	R/W	Reduces the strength of the common-mode restore clamp	0
5	PASSIVE_CLAMP	R/W	Selects between current mode (active amplifier) and voltage mode (passive resistor network) for the common-mode-restore function.  0 = Passive resistor network for the common-mode-restore function  1 = Active amplifier for common mode restore	0
4	RES_REFERENCE	R/W	Selects alternate common-mode reference. Normal operation mode is 0.	0
3-0	Reserved	R/W	Reserved	-
ХЗ	A - SHORT DETE	CTION	CONTROL	*
7	RESERVED	R/W	Reserved	0
6-4	SH_THRESH_GND	R/W	Selects threshold for Short-to-Ground-Detection for DIAGO, DIAG1, and DIAG2	3
3	RESERVED	R/W	Reserved	0
2-0	SH_THRESH_BAT	R/W	Selects threshold for Short-to-Battery-Detection for DIAGO, DIAG1, and DIAG2	0
ХЗ	B - SHORT DETE	CTION	CONTROL 1	+
7-6	Reserved	R/W	Reserved	0
5	SH_EN_GND2	R/W	Enables Short-to-Ground-Detection for DIAG2  0 = Disable  1 = Enable	0
4	SH_EN_BAT2	R/W	Enables Short-to-Battery-Detection for DIAG2 (Battery or High-side Supply)  0 = Disable  1 = Enable	0
3	SH_EN_GND1	R/W	Enables Short-to-Ground-Detection for DIAG1 0 = Disable 1 = Enable	0
2	SH_EN_BAT1	R/W	Enables Short-to-Battery-Detection for DIAG1 (Battery or High-side Supply) 0 = Disable 1 = Enable	0
1	SH_EN_GND0	R/W	Enables Short-to-Ground-Detection for DIAG() 0 = Disable 1 = Enable	0
0	SH_EN_BATO	R/W	Enables Short-to-Battery-Detection for DIAG() (Battery or High-side Supply) 0 = Disable 1 = Enable	0
ХЗ	C - DIFFERENTIA	AL CLA	MPING CONTROL 5	+
7	Reserved	R/W	Enables Common-Mode-Input-Preconditioning. Forces unused (unselected) inputs to ½ supply 0 = Disable 1 = Enable	1
6	Reserved	R/W	Reserved	0
5	AGND_EN	R/W	AGND selection	0
4	AN_TEST_EN	R/W	Enables the analog test mux 0 = Disable muxes 1 = Enable muxes	0
3-2	Reserved	R/W	Reserved	-
1-0	AN_TEST_SEL	R/W	Selects analog signals from the AFE for the test mux  00 = Input mux output  01 = PREAMP/PGA/AAF output  10 = VREFP, VREFN  11 = VCMref, VCOM_ADC	0

intersil FN8722.0 Submit Document Feedback

# TW9992 Register Descriptions (Continued)

BIT	FUNCTION	R/W	DESCRIPTION	RESET
)X3	D - DIFFERENTIA	L CLA	MPING CONTROL 6	
7-3	Reserved	R/W	Reserved	0
2	PDS2	R/W	Power-down diagnostic circuit #2. 0 = Normal operation 1 = Power down	0
1	PDS1	R/W	Power-down diagnostic circuit #1.  0 = Normal operation  1 = Power down	0
0	PDS0	R/W	Power-down diagnostic circuit #0.  0 = Normal operation  1 = Power-down	0
)X3	F - LINENUMBER	RINT		
7	F1LIEN	R/W	0 = Disable LINE_INT during field 1 1 = Enable LINE_INT during field 1	0
6	F2LIEN	R/W	0 = Disable LINE_INT during field 2 1 = Enable LINE_INT during field 2	0
5-0	LINENUMBER	R/W	LINE_INT (Line Interrupt Status) register bit is set when the video line number is equal or greater than this number.	1A
)X4	0 - WSS1			
7	CRCERR	R	This bit is only valid in 525 line video system.  1: CGMS (WSS525) CRC error detected in current field.  0: No CRC error	1
6	WSSFLD	R	0: Current WSS data is received in Odd field 1: Current WSS data is received in Even field	0
5-4	Reserved	R	Reserved	-
3-0	WSS[19:16]	R	CGMS (WSS525) Bit19-16 in 525 line video system. Wide Screen Signaling Bit19-16 in 625 line video system.	0
0X4	1 - WSS2			
7-0	WSS[15:8]	R	CGMS (WSS525) Bit15-8 in 525 line video system. These bits show CRC 6 bits in CGMS (WSS525). These bits are only valid in 525 line video system.	0
0X4	2 - WSS3			
7-0	WSS[7:0]	R	CGMS (WSS525) Bit7-0 in 525 line video system. Wide Screen Signaling Bit7-0 in 625 line video system.	0
0X4	8 - IO BUFFER C	ONTR	DL	
7	Reserved	R/W	Reserved	
6	LOCK_WTX	R/W	Serial interface multibyte write lock function  1 = Disable (no lock, each byte take effect after written)  0 = Enable	0
5	LOCK_RDX	R/W	Serial interface multibyte read lock function  1 = Disable  0 = Enable	0
4	AINC	R/W	Serial interface auto-indexing control  1 = Non-auto  0 = Auto-increment	0
3	EXTCLK_ENA	R/W	Enable external clock input	0
2	OEN	R/W	Tri-state all digital signal outputs  1: Tri-state  0: Release overall tri-state, output enable depends on each signal pin's tristate control	1
1	TRI656	R/W	Tri-State the VD bus and VDCLK in 48 Pin package	1
0	DRVSTR	R/W	Digital output buffer driver strength selection 0: 4mA 1: 8mA	0

intersil FN8722.0 Submit Document Feedback 28 March 23, 2015

# TW9992 Register Descriptions (Continued)

BIT	FUNCTION	R/W	DESCRIPTION	RESET
0X4	9 - DATA CONVI	ERSION		
7-3	Reserved	R/W	Reserved	0
6	Y16	R/W	Y pedestal level selection of YUV to RGB conversion.  1: Decimal 16 level become black level  0: No offset adjustment	0
1	ВТ7	R/W	Conversion matrix selection of YUV to RGB conversion.  1: Matrix for HDTV standard  0: Matrix for SDTV standard	0
0	RGB565	R/W	Output data is RGB565 1 = RGB565 0 = YUV422	0
0X4	A - SYNC CONTI	ROL		
7	VSP	R/W	0 = VSYNC pin output polarity is active high 1 = VSYNC pin output polarity is active low	0
6-4	VSSL	R/W	VSYNC pin output control 0 = VSYNC 1 = VACT 2 = FIELD 3 - 5 = Reserved 6 = Factory test only 7 = 0	0
3	HSP	R/W	0 = HSYNC pin output polarity is active high 1 = HSYNC pin output polarity is active low	0
2-0	HSSL	R/W	HSYNC pin output control  0 = HACT  1 = HSYNC  2 = HLOCK  3 = ASYNCW  4 - 5 = Reserved  6 = Factory test only  7 = 0	0
0X4	B - OUTPUT CON	ITROL		_
7-6	CK2S	R/W	VDCLK pin output selection.  00 = SYSCLK  01 = CLK27/2  10 = CLK27/4  11 = BYTE_CLK	0
5-4	CK1S	R/W	VDCLK polarity control. 00: Normal 01: Invert 1X: Reserved	0
3	INTOEN	R/W	0 = Enable INTREQ output 1 = Disable INTREQ output	1
2	INTPOL	R/W	0 = Negative polarity 1 = Positive polarity	0
1	GPSYNCO	R/W	Enable GPIO to output sync signals. The corresponding GPIO enable bit (0x60) has to be disabled.  Applicable to GP2 ~ GPO.  GP2: VSYNC (source selected by VSSL in 0x4A)  GP1: HSYNC (source selected by HSSL in 0x4A)  GP0: Field (source selected by RTSEL in 0x19)	0
0	Reserved	R/W	Reserved	-

intersil FN8722.0 Submit Document Feedback March 23, 2015

# TW9992 Register Descriptions (Continued)

BIT	FUNCTION	R/W	DESCRIPTION	RESET
0X4	C - POWER-DO	WN REC	GISTER	
7-4	Reserved	R/W	Reserved	-
3	CLK_PDN	R/W	0 = Normal clock operation. 1 = 27MHz clock in power down mode.	0
2	Y_PDN	R/W	0 = Luma ADC in normal operation. 1 = Luma ADC in power down mode.	0
1-0	Reserved	R/W	Reserved	-
0X4	D - HSYNC OUT	PUT AD	JUSTMENT	
7-4	Reserved	R/W	Reserved	-
3	VSHALF	R/W	VSYNC transitions at falling edge of clock	0
2	HSHALF	R/W	HSYNC transitions at falling edge of clock	0
1	Reserved	R/W	Reserved	-
0	HSYNCODLY	R/W	MSB of HSYNC output position delay adjustment	0
0X4	E - HSYNC OUT	PUT AD	JUSTMENT	
7-0	HSYNCODLY	R/W	LSB of HSYNC output position delay adjustment	0
0X5	0 - IRQ1 REGIS	STER		
7-3	Reserved	R/W	Reserved	0
2	wss	R/W	WSS status change interrupt. Write "1" to clear the active status.	0
1	EDS	R/W	EDS status change interrupt. Write "1" to clear the active status.	0
0	СС	R/W	CC status change interrupt. Write "1" to clear the active status.	0
0X5	1 - IRQ2 REGIS	TER		
7	LINE_INT	R/W	LINE_INT status change interrupt. Write "1" to clear the active status.	0
6	Reserved	R/W	Reserved	-
5	VDLOSS	R/W	VDLOSS status change interrupt. Write "1" to clear the active status.	0
4	DET50	R/W	DET50 detection status change interrupt. Write "1" to clear the active status.	0
3	Reserved	R/W	Reserved	-
2	SLOCK	R/W	SLOCK status change interrupt. Write "1" to clear the active status.	0
1	HVLOCK	R/W	HLOCK/VLOCK status change interrupt. Write "1" to clear the active status.	0
0	VCR	R/W	VCR detection status change interrupt. Write "1" to clear the active status.	0
0X5	2 - IRQ3 REGIS	STER	•	1
7-2	Reserved	R/W	Reserved	-
1	SHT_GND	R/W	Short-to-ground interrupt Write "1" to clear the active status.	0
0	SHT_BAT	R/W	Short-to-battery interrupt Write "1" to clear the active status.	0

intersil FN8722.0 Submit Document Feedback 30

# TW9992 Register Descriptions (Continued)

BIT	FUNCTION	R/W	DESCRIPTION	RESET
0X5	3 - INTERRUPT S	OURC	E STATUS 1	
7-3	Reserved	R	Reserved	-
2	WSS_STS	R	WSS data is detected	-
1	EDS_STS	R	EDS (Extended Data Service) data is detected	-
0	CC_STS	R	CC (Closed Caption) data is detected	-
0X5	4 - INTERRUPT S	OURC	E STATUS 2	-
7	LINE_INT_STS	R	Current Video line number is larger than the number specified in the LINENUMBER register 0x3F [5:0].	-
6	MACROV_STS	R	Macrovision status change in current field	-
5	VDLOSS_STS	R	1: Video is not preset 0: Video detected	-
4	DET50_STS	R	1: Video source is 50Hz 0: Video source is 60Hz	-
3	Reserved	R	Reserved	-
2	SLOCK_STS	R	Subcarrier PLL is locked to the incoming video source	-
1	HVLOCK_STS	R	HLOCK/VLOCK status:  0: Both HLOCK and VLOCK are "0" 1: At least one of HLOCK and VLOCK is "1"	-
0	VCR_STS	R	VCR detection status	-
0X5	5 - INTERRUPT S	OURC	E STATUS 3	
7-6	Reserved	R	Reserved	-
5	STG_STS2	R	Short-to-ground status for DIAG2	-
4	STB_STS2	R	Short-to-battery status for DIGA2	-
3	STG_STS1	R	Short-to-ground status for DIAG1	-
2	STB_STS1	R	Short-to-battery status for DIGA1	-
1	STG_STS0	R	Short-to-ground status for DIAGO	-
0	STB_STS0	R	Short-to-battery status for DIAGO	-
0X5	6 - IRQ1 ENABLI	E		
7-3	Reserved	R/W	Reserved	-
2-0	IRQ1_ENA	R/W	IRQ enable for IRQ 1 REGISTER. A "0" for any bit disables the interrupt for that specific bit.	00
0X5	7 - IRQ2 ENABLI	E		
7-4	IRQ2_ENA	R/W	IRQ enable for IRQ 2 REGISTER. A "0" for any bit disables the interrupt for that specific bit.	00
3	Reserved	R/W	Reserved	-
2-0	IRQ2_ENA	R/W	IRQ enable for IRQ 2 REGISTER. A "0" for any bit disables the interrupt for that specific bit.	00
0X5	8 - IRQ3 ENABLI	E		
7-2	Reserved	R/W	Reserved	_
1-0	IRQ3_ENA	R/W	IRQ enable for IRQ 3 REGISTER. A "0" for any bit disables the interrupt for that specific bit.	0
0X6	0 - GPIO ENABLI	E		
7-4	Reserved	R/W	Reserved	0
3	GP3E	R/W	GPIO #3 enable	0
2	GP2E	R/W	GPIO #2 enable	0
1	GP1E	R/W	GPIO #1 enable	0
0	GP0E	R/W	GPIO #0 enable	0

intersil FN8722.0 Submit Document Feedback 31

# TW9992 Register Descriptions (Continued)

BIT	FUNCTION	R/W	DESCRIPTION	RESET
0X6	1 - GPIO OE			*
7-4	Reserved	R/W	Reserved	0
3	GP30E	R/W	GPIO #3 output enable	0
2	GP20E	R/W	GPIO #2 output enable	0
1	GP10E	R/W	GPIO #1 output enable	0
0	GP00E	R/W	GPIO #0 output enable	0
0X6	2 - GPIO OD			
7-4	Reserved	R/W	Reserved	0
3	GP30D	R/W	GPIO #3 output data	0
2	GP20D	R/W	GPIO #2 output data	0
1	GP10D	R/W	GPIO #1 output data	0
0	GP00D	R/W	GPIO #0 output data	0
0X6	3 - GPIO ID			
7-4	Reserved	R	Reserved	-
3	GP3ID	R	GPIO #3 input data	-
2	GP2ID	R	GPIO #2 input data	-
1	GP1ID	R	GPIO #1 input data	-
0	GPOID	R	GPIO #0 input data	-
MIF	l Transmitter	Regi	sters	*
0X7	0 - MIPI CONTRO	L. VID	DEO INPUT FORMAT AND NUMBER OF DATA CHANNELS	
7	PD_MIPI	R/W	1 = Power-down-MIPI-module, 0 = Normal-MIPI-operation	1
6	TMLS_MIPI	R/W	Reserved	0
5	TMHS_MIPI	R/W	Reserved	0
4	PAL	R/W	1 = PAL-25 FRAMES/SEC; 0 = NTSC-30 FRAMES/SEC	0
3	PROGRESSIVE	R/W	1 = PROGRESSIVE; 0 = INTERLACED INPUT FORMAT	0
2-0	LANE_NO	R/W	Reserved	1
0X7	1 - PICTURE WID	TH		
7	LINE_INC1	R/W	Reserved	1
6	SWAP_CRC	R/W	SWAP THE MSB-BYTE AND LSB-BYTE OF CRC[15:0]	0
5	ONE_FE	R/W	1 = One-FE-packet per-frame, 0 = Two-FE packets per frame	0
4-0	PIC_WIDTH	R/W	ACTIVE AREA PIC_WIDTH[12:8] OF INPUT VIDEO	5
0X7	2 - PICTURE WID	TH		
	PIC_WIDTH	R/W	ACTIVE AREA PIC_WIDTH[7:0] OF INPUT VIDEO	AO
	3 - PICTURE HEIG			
7	SWAP_YC	R/W	Reserved	0
6	HS_DPHY_TEST	R/W	Reserved	0
5	FS_SPECIAL	R/W	1 = Frame-start-packet at special 1 <sup>st</sup> line-start location 0 = Normal FS location	0
4-0	PIC_HEIGHT	R/W	Reserved	1
	4 - PICTURE HEIG		1	1
	PIC_HEIGHT	R/W	Reserved	EO

Submit Document Feedback 32 Intersil FN8722.0 March 23, 2015

# TW9992 Register Descriptions (Continued)

BIT	FUNCTION	R/W	DESCRIPTION	RESET
0X7	5 - BLANK LINE	NUMB	ER	
7	Reserved		Reserved	0
6	FPGA_RUN	R/W	Reserved	0
5	SD_PROG	R/W	Reserved	0
4-0	RESERVED	R/W	Reserved	0
0X7	6 - BLANK LINE	NUMB	ER	
7-0	BLANK_LINE	R/W	Reserved	<b>17</b> h
0X7	7 - FRAME-STAR	T COU	NT (FOR FS PACKET INSERTION)	
7	HSCKON_FSFE	R/W	1 = HSCK - always on between frame-start and frame-end	0
6	HSCKON_LSLE	R/W	1 = HSCK - always on between line-start and line-end	0
5	P720	R/W	Reserved	0
4-0	FS_COUNT	R/W	Reserved	5
0X7	8 - FRAME-STAR	T COU	NT (FOR FS PACKET INSERTION)	
7-0	FS_COUNT	R/W	Reserved	88h
0X7	9 - LINE START (	COUNT	(FOR LS PACKET INSERTION)	
7	Reserved		Reserved	-
6	Reserved		Reserved	-
5	LIM_656	R/W	Reserved	0
4-0	LS_COUNT	R/W	Reserved	6
0X7	A - LINE START (	COUNT	(FOR LS PACKET INSERTION)	
7-0	LS_COUNT	R/W	Reserved	28h
0X7	B - ACTIVE LINE	STAR	T COUNT (FOR ACT-LS PACKET INSERTION)	
7-6	CHP_ID[1:0]	R/W	Reserved	1
5	SMALL_FRAME	R/W	Reserved	0
4-0	ACT_LS_COUNT	R/W	Reserved	6
0X7	C - ACTIVE LINE	STAR	T COUNT (FOR ACT-LS PACKET INSERTION)	
7-0	ACT_LS_COUNT	R/W	Reserved	B3h
0X7	D - FRAME-END	COUN.	T (FOR FE PACKET INSERTION)	
7	INT_PAT	R/W	1 = Use internal pattern generator, 0 = Use AFE output from external analog video input	0
6-5	CH_ID	R/W	Reserved	0
4-0	FE_COUNT	R/W	Reserved	6
0X7	E - FRAME-END	COUN	(FOR FE PACKET INSERTION)	
7-0	FE_COUNT	R/W	Reserved	<b>13</b> h
0X7	F - VIRTUAL CHA	NNEL	NUMBERS	
7	INV_FLD_POL	R/W	Reserved	0
6	NOVID	R/W	Reserved	0
5	ULPS_FSYNC	R/W	1 = ULPS-mode starts and ends in SYNC with Frame Reader SYNC	0
4	NO_LINE_START	R/W	1 = No line start packet between lines; 0 = One line start packet between lines	0
3	HSCK_ALWAYS_ON	R/W	1 = High-speed-clock-always-on mode, for test usage 0 = Normal operation with low-speed and high-speed transitions	0
2	GEN_PAL	R/W	1 = PAL format for internal pattern generator output	0
1-0	VC1[1:0]	R/W	Reserved	0

Submit Document Feedback 33 intersil FN8722.0 March 23, 2015

# TW9992 Register Descriptions (Continued)

BIT	FUNCTION	R/W	DESCRIPTION	RESET
0X8	0 - WORD_COUI	NT IN L	ONG PACKET	
7-0	WORD_COUNT [15:8]	R/W	Upper 8-bit of word_count inside HS long packet	05
0X8	1 - WORD_COU	NT IN L	ONG PACKET	
7-0	WORD_COUNT [7:0]	R/W	Lower 8-bit of word_count inside HS long packet	AO
0X8	2 - D_PHY TIMIN	NG		1
7-4	LPX_CNT[3:0]	R/W	SOT initial wait time	1
3-0	HSPREP_CNT	R/W	HS-prepare time, between [40ns + 4*UI] and [85ns + 6*UI]	2
0X8	3 - D-PHY TIMIN	IG		
7-0	HS_ZERO	R/W	Long packets' HS_ZERO timing between [60ns + 4*UI] and [105ns + 6*UI].  Note: Short packets' HS_ZERO is controlled by Reg. 0x8E [7:4].	05h
0X8	4 - D_PHY TIMIN	NG		
	HS_TRAIL	R/W	HS_TRAIL timing max (8*UI, 60ns + 4*UI)	02h
0X8	5 - CLI-2 HS_CL	K TIMI	NG A L	1
7-0	CLK_AHEAD	R/W	Number of cycles HS_CLK is asserted ahead of HS_DATA, 0x0E for SD-27MHz, 0x3C for HD-125MHz	OEh
0X8	6 - D_PHY TIMIN	NG		
7-0	CLK_POST	R/W	CLK_POST timing, greater than [60ns + 52*UI]	08h
0X8	7 - D_PHY TIMIN	NG		
	MARK_WAIT	R/W	ULPS mode exit wait time/512; 0x37 for 27MHz, 0xF5 for 125MHz	37h
	8 - MIPI D-PHY	PARAN	METERS	
7	RESERVED	R/W	Reserved	-
6	FORCE_ULPS	R/W	Force D-PHY to enter ULPS mode	0
5	ESC_EXIT	R/W	Force ESC-mode to exit ULPS or trigger or LPDT mode	0
4	LPDT	R/W	Include MIPI-LPDT mode to D-PHY output	0
3	RST_MODE	R/W	Include MIPI-reset mode to D-PHY output	0
2	RESERVED	R/W	Reserved	-
1	ESCAPE	R/W	Include MIPI-escape mode to D-PHY output	0
0	LINECODE_9B	R/W	1 = Use 9-bit line code; 0 = Use 8-bit line code in D-PHY	0
0X8	9 - SOT_PERIOD	IN D-I	PHY	
7-0	WAIT_FRAMES	R/W	Reserved	00
0X8	A - EOT_PERIOD	IN D-I	PHY	
7-0	EOT_PERIOD	R/W	End_of_transmission_period in "UI" unit for D-PHY	02
0X8	B - D-PHY TIMIN	IG		
7-4	CLK_PREP	R/W	CLK_PREPARE; between 38ns to 95ns	1
3-0	CLK_PRE	R/W	Reserved	1
0X8	C - D-PHY TIMIN	IG		-
7-4	LP_11	R/W	SOT LP11 state wait time	2
3-0	CLK_TRAIL	R/W	CLK_TRAIL 60ns	2
0X8	D - D-PHY TIMIN	IG		
7-0	CLK_ZERO	R/W	CLK_ZERO, greater than 240ns	03h

Submit Document Feedback 34 intersil FN8722.0 March 23, 2015

# TW9992 Register Descriptions (Continued)

BIT	FUNCTION	R/W	DESCRIPTION	RESET
0X8	E - D-PHY TIMIN	G		
7-4	SHORT_PKT_DLY	R/W	SHORT-PACKET-DELAY is used to control short-packets' HS_ZERO timing period.	2
3-0	CLK_SOT	R/W	CLK_SOT wait time	2
0X8	F - D-PHY TIMIN	G		•
7-0	ULPS_11_CNT	R/W	ULPS LP11 wait time	01h
0X9	0 - TEST PATTER	N GEN	ERATOR	
7	PRBS_ERR_RSTB	R/W	Reserved	0
6	ATG_RESYNC	R/W	Reserved	0
5	RESERVED		Reserved	
4	TESTSET0	R/W	Reserved	0
3	ATG_INV_8B	R/W	Reserved	0
2	ATG_PRBS_SEL	R/W	Reserved	0
1	HS_TEST_SEL	R/W	Reserved	0
0	MIPIAFE_TEST_EN	R/W	Reserved	0
0X9	1 - ESCAPE_MO	DE TIM		
7-0	ESC_DELAY	R/W	Data lane delay from clock lane in escape mode	0Ch
0X9	2 - AUTOMATIC 1	EST E	RROR DETECTION	
7	PRBS_ERR_DET	R	Reserved	0
6-0	Reserved	R/W	Reserved	0
0X9	3 - FRAME-STAR	T LINE	COUNT	
7-0	FRM_START_ LNCNT	R/W	Reserved	0Eh
0X9	4 - PICTURE_HE	IGHT H	IIGH BITS	•
7-3	Reserved	R/W	Reserved	00
2-0	PIC_HEIGHT[10:8]	R	Reserved	-
0X9	5 - PICTURE_HE	IGHT L	OW BYTE	
7-0	PIC_HEIGHT[7:0]	R	Reserved	-
0X9	6 - SPECIAL HSC	K COL	JNT	
7-0	SP_HSCK_CNT	R/W	Reserved	1Ah
0X9	B - RESYNC-DEL	AY CO	UNT	
7-0	RESYNC_DLY	R/W	RESYNC_DELAY is used to control the phase of divide-by-2 bit-clock, whose phase is crucial in the 8-bit to 9-bit line code encoding. The unit is the byte_clk period; <i>Use for 9-bit data</i>	02h
OXA	0 - MIPI ANALO	G CTRL	. DATA	
7:0	CTRL_BIT_DATA	R/W	Reserved	0
OXA	1 - MIPI ANALO	G CTRL	CLOCK	ı
7:0	CTRL_BIT_CLK	R/W	Reserved	0

intersil FN8722.0 Submit Document Feedback 35

# TW9992 Register Descriptions (Continued)

BIT	FUNCTION	R/W	DESCRIPTION	RESET
0XA	2 - MIPI ANALOG	CTRL	. MISC	
7	RON	R/W	Reserved	0
6	LOWF	R/W	Reserved	0
5	RESETB_PLL	R/W	Reset D-Phy PLL. Active Low	0
4	DPHY_RSTB	R/W	Reset D-Phy. Active Low	0
3	PWD_BG	R/W	Power-down band gap  1: Power down 0: Normal operation	1
2	PWD_PLL	R/W	Power-down D-Phy PLL  1: Power-down O: normal operation	1
1	PWD_DATA	R/W	Power-down data lane driver  1: Power-down 0: Normal operation	1
0	PWD_CLK	R/W	Power-down clock 1: Power-down 0: Normal operation	1
0XA	3 - MIPI ANALOG	STAT		
7	PLOCK	R	Reserved	-
6	FLOCK	R	Reserved	-
5	VCTLHIGH	R	Reserved	-
4	RST_OFF	R/W	Reserved	0
3:0	ITUNE	R/W	Reserved	0
0XA	4 - MIPI ANALOG	REG	ISTER	
7:0	Reserved	R/W	Reserved	0
AC/	A Registers			•
oxc	0 - ACA CONTRO	L		
7	ACA_DBG	R/W	ACA debug function 1: Enable 0: Disable	0
6	HIST_WIN_EN	R/W	Histogram measure window enable  1: Enable 0: Disable	0
5	Reserved	R/W	Reserved	0
4	ACA_BYPASS	R/W	ACA function bypass 1: Enable 0: Disable	0
3	LPOFF	R/W	Low pass filter disable  1: Disable 0: Enable	0
2	MLHCOMP	R/W	Low/High offset compensation enable 1: Enable 0: Disable	1
1	MDLTON	R/W	Y Delta compensation enable 1: Enable 0: Disable	1
0	ACA_ON	R/W	ACA function enable 1: Enable 0: Disable	0
oxc	1 - ACA GAIN CO	NTRO		
	Reserved	R/W	Reserved	0
	ACA_GAIN	R/W	ACA gain control 00: ACA off 20: Max	20h
OXC	2 - Y AVERAGE H	IIGH I		
	Reserved	R/W	Reserved	0
	YAVGHLIM	.,	Reserved	20h

intersil FN8722.0 Submit Document Feedback 36

# TW9992 Register Descriptions (Continued)

BIT	FUNCTION	R/W	DESCRIPTION	RESET
oxc	3 - Y AVERAGE L	OW LI	MIT CONTROL	
7-6	Reserved	R/W	Reserved	0
5-0	YAVGLLIM	R/W	Reserved	08h
0XC	4 - Y DETECTION	THRE	SHOLD	
7-4	Reserved	R/W	Reserved	0
3-0	YMINMAXR	R/W	Reserved	9h
0XC	5 - BLACK LEVEI	-		
7-5	Reserved	R/W	Reserved	0
4-0	BLKLVL	R/W	Y black level control (max: 10h)	<b>10</b> h
0XC	6 - CENTER LEVE	EL		
7-4	Reserved	R/W	Reserved	0
3-0	YCENTER	R/W	Y center level control	6h
0XC	7 - WHITE LEVEL			
7-5	Reserved	R/W	Reserved	0
4-0	WHTLVL	R/W	Y white level control	00h
0XC	8 - MEAN OFFSE	T LIMI	Т	
7	Reserved	R/W	Reserved	0
6-0	MOFSLIM	R/W	Reserved	38h
0XC	9 - MEAN OFFSE	T SLO	PE	-
7-5	Reserved	R/W	Reserved	0
4-0	MOFSSLOPE	R/W	Reserved	<b>1</b> 0h
OXC	A - MEAN OFFSE	T UP (	GAIN	
7-6	Reserved	R/W	Reserved	0
5-0	MOFSUPGAIN	R/W	Reserved	1Ch
0XC	B - MEAN OFFSE	T DOV	VN GAIN	
7-6	Reserved	R/W	Reserved	0
5-0	MOFSDNGAIN	R/W	Reserved	14h
0XC	C - DELTA CUTOF	F THR	RESHOLD	-
7-5	Reserved	R/W	Reserved	0
4-0	MDLTCUT	R/W	Reserved	0Ah
OXC	D - DELTA SLOPI	E		
7-5	Reserved	R/W	Reserved	0
4-0	MDLTSLOPE	R/W	Reserved	1Fh
oxc	E - LOW/HIGH A	VERA	GE THRESHOLD	-
7-6	Reserved	R/W	Reserved	0
5-0	YLHAVGDIFF	R/W	Reserved	1Ah
oxc	F - LOW MAX LE	VEL C	ONTROL	+
7-5	Reserved	R/W	Reserved	0
4-0	LMAXGRAD	R/W	Low max level control (max: 10h)	0Ch
OXD	0 - HIGH MAX LE	EVEL C	ONTROL	
7-5	Reserved	R/W	Reserved	0
4-0	HMAXGRAD	R/W	Reserved	0Ch

Submit Document Feedback 37 FN8722.0 March 23, 2015

# TW9992 Register Descriptions (Continued)

BIT	FUNCTION	R/W	DESCRIPTION	RESET	
OXD	0XD1 - LOW UP GAIN CONTROL				
7-5	Reserved	R/W	Reserved	0	
4-0	LGRADUP	R/W	Reserved	0Ch	
OXD	2 - LOW DOWN	GAIN C	ONTROL		
7-5	Reserved	R/W	Reserved	0	
4-0	LGRADDN	R/W	Reserved	08h	
OXD	3 - HIGH UP GAI	N CON	ITROL		
7-5	Reserved	R/W	Reserved	0	
4-0	HGRADUP	R/W	Reserved	04h	
OXD	4 - HIGH DOWN	GAIN (	CONTROL		
7-5	Reserved	R/W	Reserved	0	
4-0	HGRADDN	R/W	Reserved	0Ch	
OXD	5 - LOW PASS F	LTER	COEFFICIENT		
7-4	Reserved	R/W	Reserved	0	
3-0	LPFCOEF	R/W	Low pass filter coefficient control	4h	
OXD	6 - PDF INDEX				
7-2	PDF_INDEX	R/W	Reserved	0	
1	ACA_MASK	R/W	Reserved	0	
0	READ_EN	R/W	Reserved	0	
OXD	7 - HISTOGRAM	WIND	OW H START		
7-0	HAVST_HIST	R/W	Histogram measure window horizontal start from H active	0	
OXD	8 - HISTOGRAM	WIND	OW H SIZE		
7-1	Reserved	R/W	Reserved	0	
0	HAVSIZE_HIST_HI	R/W	MSB of histogram measure window horizontal size, total 9 bits	1	
OXD	9 - HISTOGRAM	WIND	OW H SIZE		
7-0	HAVSIZE_HIST_LO	R/W	LSB of histogram measure window horizontal size, total 9 bits	68h	
OXD	A - HISTOGRAM	WIND	OW V START		
7-0	VAVST_HIST	R/W	Histogram measure window Vertical start from V active	0	
OXD	B - HISTOGRAM	WIND	OW V SIZE	-4	
7-1	Reserved	R/W	Reserved	0	
0	VAVSIZE_HIST_HI	R/W	MSB of histogram measure window vertical size, total 9 bits	1	
OXD	C - HISTOGRAM	WIND	OW V SIZE	-	
7-0	VAVSIZE_HIST_LO	R/W	LSB of histogram measure window vertical size, total 9 bits	20h	
OXE	0 - Y AVERAGE				
7-0	YAVG_RAW	R/W	Reserved	76h	
OXE	1 - Y AVERAGE L	IMIT			
7-0	YAVG_LIM	R/W	Reserved	75h	
	2 - LOW AVERAG	ÈΕ		_1	
7-0	LOW_AVG	R/W	Reserved	4Dh	
	3 - HIGH AVERA	GE		1	
	HIGH_AVG	R/W	Reserved	ABh	
	4 – Y MAX	<u> </u>			
	Y_MAX	R/W	Reserved	2Ah	
	· <del>-</del>	,			

Submit Document Feedback 38 intersil

# TW9992 Register Descriptions (Continued)

BIT	FUNCTION	R/W	DESCRIPTION	RESET
0XE	5 - Y MIN			
7-0	Y_MIN	R/W	Reserved	EOh
0XE	6 - MOFFSET			•
7-0	MOFFSET	R/W	Reserved	07h
0XE	7 - LOW GAIN			
7-0	LGRAD	R/W	Reserved	EBh
0XE	8 - HIGH GAIN			*
7-0	HGRAD	R/W	Reserved	03h
0XE	9 - LL SLOPE			*
7-0	LL_SLOPE	R/W	Reserved	39h
0XE	A - LH SLOPE			*
7-0	LH_SLOPE	R/W	Reserved	4Fh
0XE	B - HL SLOPE			+
7-0	HL_SLOPE	R/W	Reserved	3Dh
0XE	C - HH SLOPE			
7-0	HH_SLOPE	R/W	Reserved	3Bh
0XE	D - X LOW			
7-0	X_LOW	R/W	Reserved	42h
0XE	E - X MEAN			
7-0	X_MEAN	R/W	Reserved	75h
0XE	F - X HIGH			
7-0	X_HIGH	R/W	Reserved	B0h
0XF	0 - Y LOW			
7-0	Y_LOW	R/W	Reserved	3Dh
0XF	1 - Y MEAN			
7-0	Y_MEAN	R/W	Reserved	7Ch
0XF	2 - Y HIGH			
7-0	Y_HIGH	R/W	Reserved	B4h
0XF	3 - ACA CONTRO	L		
7-2	Reserved	R/W	Reserved	-
1-0	DIS_LINE_EN	R/W	Reserved	2
	4 - ACA CONTRO	L		1
7-1	Reserved	R/W	Reserved	-
0	DIS_LINE_SP_HI	R/W	Reserved	0
0XF	5 - ACA CONTRO	L		1
7-0	DIS_LINE_SP_LO	R/W	Reserved	0

Submit Document Feedback 39 intersil FN8722.0 March 23, 2015

### **Revision History**

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to the web to make sure that you have the latest revision.

DATE	REVISION	CHANGE
March 23, 2015	FN8722.0	Initial Release

#### **About Intersil**

Intersil Corporation is a leading provider of innovative power management and precision analog solutions. The company's products address some of the largest markets within the industrial and infrastructure, mobile computing and high-end consumer markets.

For the most updated datasheet, application notes, related documentation and related parts, please see the respective product information page found at www.intersil.com.

You may report errors or suggestions for improving this datasheet by visiting www.intersil.com/ask.

Reliability reports are also available from our website at www.intersil.com/support



For additional products, see www.intersil.com/en/products.html

Intersil products are manufactured, assembled and tested utilizing ISO9001 or TS16949 quality systems as applicable noted in the quality certifications found at www.intersil.com/en/support/qualandreliability.html

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.


For information regarding Intersil Corporation and its products, see www.intersil.com


FN8722.0 40 intersil March 23, 2015


### **Package Outline Drawing**


#### L32.5x5H


32 LEAD QUAD FLAT NO-LEAD PLASTIC PACKAGE (PUNCH QFN WITH WETABLE FLANK) Rev 1, 9/14











TYPICAL RECOMMENDED LAND PATTERN

#### NOTES:


- Dimensions are in millimeters. Dimensions in ( ) for Reference Only.
- 2. Dimensioning and tolerancing conform to ASME Y14.5m-1994.
- Unless otherwise specified, tolerance: Decimal ± 0.05
- Dimension applies to the plated terminal and is measured between 0.15mm and 0.30mm from the terminal tip.
- 5. The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature.
- Reference document: JEDEC MO220

Submit Document Feedback 41 intersil FN8722.0

### **Package Outline Drawing**

L32.5x5L

32 LEAD QUAD FLAT NO-LEAD PLASTIC PACKAGE Rev 0, 10/14



#### NOTES:

- Dimensions are in millimeters.
   Dimensions in ( ) for Reference Only.
- 2. Dimensioning and tolerancing conform to ASME Y14.5m-1994.
- 3. Unless otherwise specified, tolerance: Decimal ± 0.05
- <u>A</u> Dimension applies to the metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip.
- 5. Tiebar shown (if present) is a non-functional feature.
- 6. The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature.

Submit Document Feedback 42 intersil FN8722.0 March 23, 2015