TEXAS INSTRUMENTS

AN-2198 Exploring the Internal Test Pattern Generation Feature of 720p FPD-Link III Devices

Winston Wong, Ryan Bailey

ABSTRACT

This application report describes the pattern generator feature of the FPD-Link III 720p devices (DS90Ux92xQ), including the relevant control registers. It also provides several examples for accessing these control registers to meet custom display application requirements.

Contents

List of Figures

List of Tables

All trademarks are the property of their respective owners.

1   Introduction

The Texas Instruments' 720p FPD-Link III family of products (Table 1) offers an internal test pattern generator. This feature provides a user-friendly method for quickly debugging and testing both integrated displays, as well as the link between the serializer and deserializer.

Table 1. 720p FPD-Link III Devices

Serializer	Deserializer
DS90UH925Q	DS90UH926Q
DS90UB925Q	DS90UB926Q
DS90UH927Q	DS90UH928Q
DS90UB927Q	DS90UB928Q

2   Overview of Internal Test Pattern Generation

The internal test patterns are simple and repetitive in order to allow quick visual verification of system and display panel operation. As long as the device is not in power down mode, a test pattern can be generated, even if the device is not linked to a source. If no clock is received, the test pattern can be configured to use an internally generated programmable pixel clock.

Video timing may be based on external control signals (HS, VS, DE) provided at the serializer inputs, or they may be generated internally by either the serializer or the deserializer (Figure 1).


Figure 1. Configuration Options

No pin configuration is required to enable or control the pattern generation feature. All aspects of pattern generation are controlled through the device control registers, accessible locally through the device I2C interface, or remotely via the FPD-Link III bidirectional control channel. The test pattern generation feature is able to handle a wide range of display timings and test image options:

- Five pre-configured solid color outputs
- One user-configurable solid color output
- Horizontal ramp over full dynamic range of red, green, blue, or white
- Vertical ramp over full dynamic range of red, green, blue, or white
- Automatic scaling of brightness ramps based on frame size
- VCOM, Checkerboard, and Color Bars patterns (DS90Ux927Q and DS90Ux928Q only)
- Optional color inversion
- Flexible Auto-scrolling mechanism that rotates through a user-defined list of patterns
- Fully programmable internal video clock and timing generation
- Optional 18-bit color mode

2.1 Color Mode

By default, the pattern generator operates in 24-bit color mode (RGB888), where all 8 bits of the Red, Green, and Blue sub-pixels are active. 18-bit color mode (RGB666) may be enabled from the control registers (Table 3). In 18-bit mode, the 6 MSBs (bits 7-2) of the Red, Green, and Blue sub-pixels are enabled; the 2 least significant bits will be are idle LOW.

2.2 Video Timing Modes

The pattern generator offers two video timing modes, external and internal. In external timing mode (default), the pattern generator detects the video frame timing present on the DE and VS inputs. If Vertical Sync signaling is not present on VS, the pattern generator determines Vertical Blank by detecting when the number of inactive pixel clocks (DE = 0) exceeds twice the detected active line length. In internal timing mode, the pattern generator generates custom video timing as determined by the control registers.

2.3 Clock Generation

The pattern generator can be configured to use an internal oscillator source to generate the pixel clock and timing signals necessary to drive a wide variety of display configurations. The internal reference oscillator (nominally 200MHz) is integer divided (configured from control registers, N=3 to 63) to generate the target pixel clock. Example video modes, divider values, and refresh rates are shown in Table 2

Table 2. Sample Video Modes and Refresh Rates

Active Resolution		Total Resolution		Total Pixels	Divider Ratio	Minimum Refresh (Hz)	Typical Refresh (Hz)[1]	Maximum Refresh (Hz)
Horizontal	Vertical	Horizontal	Vertical					
400	240	480	288	138240	24	48.2	60.3	72.3
960	160	1152	192	221184	15	48.2	60.3	72.3
640	480	800	525	420000	8	47.6	59.5	71.4
800	480	840	485	407400	8	49.1	61.4	73.6
1280	480	1320	485	640200	5	50.0	62.5	75.0
800	600	1056	628	663168	5	48.3	60.3	72.4
1024	768	1344	806	1083264	3	49.2	61.5	73.9
1280	768	1440	798	1149120	3	46.4	58.0	69.6
1280	800	1450	844	1223800	3	43.6	54.5	65.4
1360	768	1792	795	1424640	3	37.4	46.8	56.2
1920[2]	1080[2]	2047	1125	2302875	3	23.2	28.9	34.7

[1] The minimum, typical and maximum refresh rates are related to the device internal oscillator reference frequency variation of 140 MHz (min), 200 MHz (typ), and 260 (m ax) MHz respectively.

[2] Target resolution and refresh rate is 1080p30. 1080p60 is not supported.

> **NOTE:** The DS90Ux928Q deserializer requires extra configuration to use the internally generated pixel clock. Refer to Table 5 for additional details

2.4 Pattern Selection

The pattern generator offers 14 (DS90Ux925Q/DS90Ux926Q) or 17 (DS90Ux927/DS90Ux928) built-in color patterns:

1. Full-screen White
2. Full-screen Black
3. Full-screen Red
4. Full-screen Green
5. Full-screen Blue
6. Horizontally scaled Black to White
7. Horizontally scaled Black to Red
8. Horizontally scaled Black to Green
9. Horizontally scaled Black to Blue
10. Vertically scaled Black to White
11. Vertically scaled Black to Red
12. Vertically scaled Black to Green
13. Vertically scaled Black to Blue
14. Full-screen User-Configurable Color
15. VCOM **(927/928 only)**
16. Black & White (or User-configurable Color) Checkerboard **(927/928 only)**
17. Vertical Color Bars **(927/928 only)**

> **NOTE:** The Color Bars Pattern is not available for use in Auto-Scrolling Mode.

2.5 Pattern Inversion

The pattern generator also incorporates a global inversion control that performs a bitwise inversion of the output pattern when activated. For example, the full-screen red pattern becomes full-screen cyan, and the vertically scaled black to green pattern becomes vertically scaled white to magenta.

2.6 Auto-Scrolling

The pattern generator supports an auto-scrolling mode, in which the output pattern cycles through a list of enabled pattern types. A sequence of up to 14 patterns may be defined in the registers. The patterns may appear in any order in the sequence and may also appear more than once.

This feature is accessed through the device control registers described in Table 3.

3 Serial Control Bus Registers for Internal Test Pattern Generation

The Internal Test Pattern generator is configured and enabled from the internal control registers, accessible locally through the I2C control interface, or remotely via the FPD-Link III Bidirectional Control Channel. The Pattern Generator control registers consist of both a Direct Register Map, as well as an Indirect Register Map, the latter of which is accessible through an indirect address pointer/data mechanism.

3.1 Direct Register Map

The Direct Register Map is used to control and enable basic features of the Internal Test Pattern Generator, including the selected pattern, clocking, and timing sources. The Direct Registers are also used to access the Indirect Register Map space.

3.1.1 Control and Configuration

The PGCTL and PGCFG registers are used to enable and configure the general behavior of the pattern generator.

Table 3. Pattern Generator Direct Registers

ADD(hex)	Register Name	Bit	Access	Default (hex)	Function	Description
0x64	Pattern Generator Control (PGCTL)	7:4	RW	0x10	Pattern Generator Select	Fixed Pattern Select This field selects the pattern to output when in Fixed Pattern Mode. Scaled patterns are evenly distributed across the horizontal or vertical active regions. This field is ignored when Auto-Scrolling Mode is enabled. Table 6 shows the color selections in non-inverted followed by inverted color mode 0000: **(927/928 only)** Checkerboard 0001: White/Black 0010: Black/White 0011: Red/Cyan 0100: Green/Magenta 0101: Blue/Yellow 0110: Horizontally Scaled Black to White/White to Black 0111: Horizontally Scaled Black to Red/Cyan to White 1000: Horizontally Scaled Black to Green/Magenta to White 1001: Horizontally Scaled Black to Blue/Yellow to White 1010: Vertically Scaled Black to White/White to Black 1011: Vertically Scaled Black to Red/Cyan to White 1100: Vertically Scaled Black to Green/Magenta to White 1101: Vertically Scaled Black to Blue/Yellow to White 1110: Custom color (or its inversion) configured in PGRS, PGGS, PGBS registers 1111: **(927/928 only)** VCOM
		3				*Reserved*
		2	RW		Color Bars Pattern	**(927/928 only)** Enable Color Bars Pattern 0: Color Bars Disabled (default) 1: Color Bars Enabled Overrides the selection from bits [7:4]
		1	RW		VCOM Pattern Reverse	**(927/928 only)** Reverse Order of Color Bands in VCOM Pattern 0: Color sequence from top left is (YCBR) (default) 1: Color sequence from top left is (RBCY)
		0	RW		Pattern Generator Enable	Pattern Generator Enable 1: Enable Pattern Generator 0: Disable Pattern Generator

Table 3. Pattern Generator Direct Registers (continued)

ADD(hex)	Register Name	Bit	Access	Default (hex)	Function	Description
0x65	Pattern Generator Configuration (PGCFG)	7		0x00		*Reserved*
		6	RW		Checkerboard Scale	**(927/928 only)** Scale Checkerboard Patterns 0: Normal operation (each square is 1x1 pixel) (default) 1: Scale Checkerboard Patterns (VCOM and Checkerboard) by 8 (each square is 8x8 pixels) Setting this bit gives better visibility of the checkerboard patterns
		5	RW		Custom Checkerboard	**(927/928 only)** Use Custom Color in Checkerboard Pattern 0: Use white and black Checkerboard pattern (default) 1: Use the Customer Color and Black in the Checkerboard Pattern
		4	RW		Pattern Generator 18 Bits	18-bit Mode Select 1: Enable 18-bit color pattern generation. Scaled patterns will have 64 levels of brightness and the R, G, and B outputs use the six most significant color bits. 0: Enable 24-bit pattern generation. Scaled patterns use 256 levels of brightness.
		3	RW		Pattern Generator External Clock	Select External Clock Source 1: Selects the external pixel clock when using internal timing. 0: Selects the internal divided clock when using internal timing This bit has no effect in external timing mode (PATGEN_TSEL = 0).
		2	RW		Pattern Generator Timing Select	Timing Select Control 1: The pattern generator creates its own video timing as configured in the Pattern Generator Total Frame Size, Active Frame Size. Horizontal Sync Width, Vertical Sync Width, Horizontal Back Porch, Vertical Back Porch, and Sync Configuration registers. 0: The pattern generator uses external video timing from the pixel clock, Data Enable, Horizontal Sync, and Vertical Sync signals.
		1	RW		Pattern Generator Color Invert	Enable Inverted Color Patterns 1: Invert the color output. 0: Do not invert the color output.
		0	RW		Pattern Generator Auto-Scroll Enable	Auto-Scroll Enable: 1: The pattern generator will automatically move to the next enabled pattern after the number of frames specified in the Pattern Generator Frame Time Register (PGFT). 0: The pattern generator retains the current pattern.

3.1.2 Indirect Access Address and Data

The PGIA and PGID registers are used to indirectly access the detailed configuration registers for the Internal Test Pattern Generator. To use these registers to access the indirect register space, do the following:

- Set PGIA to the indirect register address to be read/written.
- To READ indirect register: Read from PGID
- To WRITE indirect register: Write indirect register data to PGID

Table 4. Pattern Generator Indirect Registers

ADD(hex)	Register Name	Bit	Access	Default (hex)	Function	Description
0x66	Pattern Generator Indirect Address (PGIA)	7:0	RW	0x00	Indirect Address	This 8-bit field sets the indirect address for accesses to indirectly-mapped registers. It should be written prior to reading or writing the Pattern Generator Indirect Data Register (PGID).

Table 4. Pattern Generator Indirect Registers (continued)

ADD(hex)	Register Name	Bit	Access	Default (hex)	Function	Description
0x67	Pattern Generator Indirect Data (PGID)	7:0	RW	0x00	Indirect Data	When writing to indirect registers, this register contains the data to be written. When reading from indirect registers, this register contains the read back value.

3.1.3 DS90Ux928Q Internal Clock Source

DS90Ux928Q deserializer requires an extra configuration step to use its internal clock source. Note that this step is unnecessary if the pixel clock is derived externally (i.e. received from the serializer). Before enabling the Internal Test Pattern Generator with an internal pixel clock source, configure the register shown below:

Table 5. DS90Ux928Q Pattern Generator Internal Clock Enable

ADD(hex)	Register Name	Bit	Access	Default (hex)	Function	Description
0x39	PG Internal Clock Enable	7:2		0x00		Reserved
		1	RW		PG INT CLK	Enable Pattern Generator Internal Clock This bit must be used to set the Pattern Generator Internal Clock Generation 0: Pattern Generator with external PCLK 1: Pattern Generator with internal PCLK
		0				Reserved

3.2 Indirect Register Map

Additional Pattern Generator features are accessed through the Indirect Address register space. These registers are read/written through the indirect access address (PGIA) and data (PGID) control registers.

> **NOTE:** Indirect Registers may only be modified while the Pattern Generator is disabled

Table 6. Pattern Generator Indirect Address

ADD (hex)	Access	Tag (Name)	Description
General Control Registers			
0x00	RW	PGRS	Pattern Generator Red Sub-Pixel
0x01	RW	PGGS	Pattern Generator Green Sub-Pixel
0x02	RW	PGBS	Pattern Generator Blue Sub-Pixel
Internal Timing Control Registers			
0x03	RW	PGCDC	Pattern Generator Clock Divider Control
0x04	RW	PGTFS1	Pattern Generator Total Frame Size 1
0x05	RW	PGTFS2	Pattern Generator Total Frame Size 2
0x06	RW	PGTFS3	Pattern Generator Total Frame Size 3
0x07	RW	PGAFS1	Pattern Generator Active Frame Size 1
0x08	RW	PGAFS2	Pattern Generator Active Frame Size 2
0x09	RW	PGAFS3	Pattern Generator Active Frame Size 3
0x0A	RW	PGHSW	Pattern Generator Horizontal Sync Width
0x0B	RW	PGVSW	Pattern Generator Vertical Sync Width
0x0C	RW	PGHBP	Pattern Generator Horizontal Back Porch
0x0D	RW	PGVBP	Pattern Generator Vertical Back Porch
0x0E	RW	PGSC	Pattern Generator Sync Configuration

Table 6. Pattern Generator Indirect Address (continued)

ADD (hex)	Access	Tag (Name)	Description
Auto-Scrolling Control Registers			
0x0F	RW	PGFT	Pattern Generator Frame Time
0x10	RW	PGTSC	Pattern Generator Time Slot Configuration
0x11	RW	PGTSO1	Pattern Generator Time Slot Order 1
0x12	RW	PGTSO2	Pattern Generator Time Slot Order 2
0x13	RW	PGTSO3	Pattern Generator Time Slot Order 3
0x14	RW	PGTSO4	Pattern Generator Time Slot Order 4
0x15	RW	PGTSO5	Pattern Generator Time Slot Order 5
0x16	RW	PGTSO6	Pattern Generator Time Slot Order 6
0x17	RW	PGTSO7	Pattern Generator Time Slot Order 7

3.2.1 General Control

Pattern Generator Red Sub-Pixel (PGRS), address 0x00 in Table 6.

This register controls the Red sub-pixel when the custom color is selected.

Table 7. Pattern Generator Red Sub-Pixel (PGRS)

Bit	Access	Field	Default (bin)	Description
7:0	RW	PATGEN_RSP	00000000	Red Sub-Pixel: This field is the 8-bit Red sub-pixel for the custom color.

Pattern Generator Green Sub-Pixel (PGGS), address 0x01 in Table 6.

This register controls the Green sub-pixel when the custom color is selected.

Table 8. Pattern Generator Green Sub-Pixel (PGGS)

Bit	Access	Field	Default (bin)	Description
7:0	RW	PATGEN_GSP	00000000	Green Sub-Pixel: This field is the 8-bit Green sub-pixel for the custom color.

Pattern Generator Blue Sub-Pixel (PGBS), address 0x02 in Table 6.

This register controls the Blue sub-pixel when the custom color is selected.

Table 9. Pattern Generator Blue Sub-Pixel (PGBS)

Bit	Access	Field	Default (bin)	Description
7:0	RW	PATGEN_BSP	00000000	Blue Sub-Pixel: This field is the 8-bit Blue sub-pixel for the custom color.

3.2.2 Internal Timing Control

The Internal Timing Control registers configure the generated pixel clock frequency and video frame parameters for internal timing mode. The default values are configured for 800x480 as shown in the following Table 10

Table 10. Internal Timing Default Values

Parameter	Default	Units
Clock Divider	8	-
Refresh Rate	61.4	Hz

Table 10. Internal Timing Default Values (continued)

Parameter	Default	Units
Total Horizontal Width	840	Pixels
Total Vertical Width	485	Lines
Active Horizontal Width	800	Pixels
Active Vertical Width	480	Lines
Horizontal Sync Width	10	Pixels
Vertical Sync Width	2	Lines
Horizontal Back Porch	10	Pixels
Vertical Back Porch	2	Lines
Horizontal Sync Polarity	Negative	N/A
Vertical Sync Polarity	Negative	N/A

Pattern Generator Clock Divider Configuration (PGCDC), address 0x03 in Table 6.

This register controls the divider for the internal clock when the internal pixel clock is selected.

Table 11. Pattern Generator Clock Divider Configuration (PGCDC)

Bit	Access	Field	Default (bin)	Description
7:6		Reserved	00	*Reserved.* Reads return 0, writes are ignored.
5:0	RW	PATGEN_CDIV	001000	Clock Divider: This field configures the clock divider for the internal 200 MHz clock when the pattern generator uses internal timing. Valid values are 2 through 63; values 0 and 1 are reserved and must not be used.

Pattern Generator Total Frame Size 1 (PGTFS1), address 0x04 in Table 6.

This register, along with the Total Frame Size 2 register, configures the Total Horizontal Width of the frame. The value in this register is used when internal video timing is enabled.

Table 12. Pattern Generator Total Frame Size 1 (PGTFS1)

Bit	Access	Field	Default (bin)	Description
7:0	RW	PATGEN_THW	01001000	Total Horizontal Width: This field is the 8 least significant bits of the 12-bit Total Horizontal Width of the frame, in units of pixels. This field should only be written when the pattern generator is disabled.

Pattern Generator Total Frame Size 2 (PGTFS2), address 0x05 in Table 6.

This register, along with the Total Frame Size 1 register, configures the Total Horizontal Width of the frame. In addition, along with the Total Frame Size 3 register, this register configures the Total Vertical Width of the frame. The values in this register are used when internal video timing is enabled.

Table 13. Pattern Generator Total Frame Size 2 (PGTFS2)

Bit	Access	Field	Default (bin)	Description
7:4	RW	PATGEN_TVW	0101	Total Vertical Width: This field is the 4 least significant bits of the 12-bit Total Vertical Width of the frame, in units of lines. This field should only be written when the pattern generator is disabled.
3:0	RW	PATGEN_THW	0011	Total Horizontal Width: This field is the 4 most significant bits of the 12-bit Total Horizontal Width of the frame, in units of pixels. This field should only be written when the pattern generator is disabled.

Pattern Generator Total Frame Size 3 (PGTFS3), address 0x06 in Table 6.

This register, along with the Total Frame Size 2 register, configures the Total Vertical Width of the frame. The values in this register are used when internal video timing is enabled.

Table 14. Pattern Generator Total Frame Size 3 (PGTFS3)

Bit	Access	Field	Default (bin)	Description
7:0	RW	PATGEN_TVW	00011110	Total Vertical Width: This field is the 8 most significant bits of the 12-bit Total Vertical Width of the frame, in units of lines. This field should only be written when the pattern generator is disabled.

Pattern Generator Active Frame Size 1 (PGAFS1), address 0x07 in Table 6.

This register, along with the Active Frame Size 2 register, configures the Active Horizontal Width of the frame. The value in this register is used when internal video timing is enabled.

Table 15. Pattern Generator Active Frame Size 1 (PGAFS1)

Bit	Access	Field	Default (bin)	Description
7:0	RW	PATGEN_AHW	00100000	Active Horizontal Width: This field is the 8 least significant bits of the 12-bit Active Horizontal Width of the frame, in units of pixels. This field should only be written when the pattern generator is disabled.

Pattern Generator Active Frame Size 2 (PGAFS2), address 0x08 in Table 6.

This register, along with the Active Frame Size 1 register, configures the Active Horizontal Width of the frame. In addition, along with the Active Frame Size 3 register, this register configures the Active Vertical Width of the frame. The values in this register are used when internal video timing is enabled.

Table 16. Pattern Generator Active Frame Size 2 (PGAFS2)

Bit	Access	Field	Default (bin)	Description
7:4	RW	PATGEN_AVW	0000	Active Vertical Width: This field is the 4 least significant bits of the 12-bit Active Vertical Width of the frame, in units of lines. This field should only be written when the pattern generator is disabled.
3:0	RW	PATGEN_AHW	0011	Active Horizontal Width: This field is the 4 most significant bits of the 12-bit Active Horizontal Width of the frame, in units of pixels. This field should only be written when the pattern generator is disabled.

Pattern Generator Active Frame Size 3 (PGAFS3), address 0x09 in Table 6.

This register, along with the Active Frame Size 2 register, configures the Active Vertical Width of the frame. The value in this register is used when internal video timing is enabled.

Table 17. Pattern Generator Active Frame Size 3 (PGAFS3)

Bit	Access	Field	Default (bin)	Description
7:0	RW	PATGEN_AVW	00011110	Active Vertical Width: This field is the 8 most significant bits of the 12-bit Active Vertical Width of the frame, in units of lines. This field should only be written when the pattern generator is disabled.

Pattern Generator Horizontal Sync Width (PGHSW), address 0x0A in Table 6.

This register configures the Horizontal Sync Width of the frame. The value in this register is used when internal video timing is enabled.

Table 18. Pattern Generator Horizontal Sync Width (PGHSW)

Bit	Access	Field	Default (bin)	Description
7:0	RW	PATGEN_HSW	00001010	Horizontal Sync Width: This field controls the width of the Horizontal Sync pulse, in units of pixels. Valid values are 1-255. This field should only be written when the pattern generator is disabled.

Pattern Generator Vertical Sync Width (PGVSW), address 0x0B in Table 6.

This register configures the Vertical Sync Width of the frame. The value in this register is used when internal video timing is enabled.

Table 19. Pattern Generator Vertical Sync Width (PGVSW)

Bit	Access	Field	Default (bin)	Description
7:0	RW	PATGEN_VSW	00000010	Vertical Sync Width: This field controls the width of the Vertical Sync pulse, in units of lines. Valid values are 1-255. This field should only be written when the pattern generator is disabled.

Pattern Generator Horizontal Back Porch (PGHBP), address 0x0C in Table 6.

This register configures the width of the Horizontal Back Porch of the frame. The value in this register is used when internal video timing is enabled.

Table 20. Pattern Generator Horizontal Back Porch (PGHBP)

Bit	Access	Field	Default (bin)	Description
7:0	RW	PATGEN_HBP	00001010	Horizontal Back Porch Width: This field controls the width of the Horizontal Back Porch, in units of pixels. Valid values are 1-255. This field should only be written when the pattern generator is disabled.

Pattern Generator Vertical Back Porch (PGVBP), address 0x0D in Table 6.

This register configures the width of the Horizontal Back Porch of the frame. The value in this register is used when internal video timing is enabled.

Table 21. Pattern Generator Vertical Back Porch (PGVBP)

Bit	Access	Field	Default (bin)	Description
7:0	RW	PATGEN_VBP	00000010	Vertical Back Porch Width: This field controls the width of the Vertical Back Porch, in units of lines. Valid values are 1-255. This field should only be written when the pattern generator is disabled.

Pattern Generator Sync Configuration (PGSC), address 0x0E in Table 6.

This register configures the generator of Horizontal and Vertical Sync signaling.

Table 22. Pattern Generator Sync Configuration (PGSC)

Bit	Access	Field	Default (bin)	Description
7:4		Reserved	0000	Reserved: Reads return 0, writes are ignored.

Table 22. Pattern Generator Sync Configuration (PGSC) (continued)

Bit	Access	Field	Default (bin)	Description
3	RW	PATGEN_VS_DIS	0	Vertical Sync Disable: Disable Vertical Sync signaling when the pattern generator is in internal timing mode. This bit has no effect when the pattern generator is in external timing mode. This bit should only be written when the pattern generator is disabled.
2	RW	PATGEN_HS_DIS	0	Horizontal Sync Disable: Disable Horizontal Sync signaling when the pattern generator is in internal timing mode. This bit has no effect when the pattern generator is in external timing mode. This bit should only be written when the pattern generator is disabled.
1	RW	PATGEN_VS_POL	1	Vertical Sync Polarity: When 1, the pattern generator will invert the Vertical Sync signal when in internal timing mode. This bit has no effect when the pattern generator is in external timing mode. This bit should only be written when the pattern generator is disabled.
0	RW	PATGEN_HS_POL	1	Horizontal Sync Polarity: When 1, the pattern generator will invert the Horizontal Sync signal when in internal timing mode. This bit has no effect when the pattern generator is in external timing mode. This bit should only be written when the pattern generator is disabled.

3.2.3 Auto-Scrolling Control

Pattern Generator Frame Time (PGFT), Offset 0x0F in Table 6.

This register configures the number of frames to display each pattern when Auto-Scrolling is enabled.

Table 23. Pattern Generator Frame Time (PGFT)

Bit	Access	Field	Default (bin)	Description
7:0	RW	PATGEN_FTIME	00011110	Frame Time: When Auto-Scrolling is enabled, this field controls the number of frames to display each pattern, in increments of two frames. Valid register values are 1-255, giving a programmable range of the even numbers between 2 and 510, inclusive.

Pattern Generator Time Slot Configuration (PGTSC), Offset 0X10 in Table 6.

This register configures the number of time slots enabled for Auto-Scrolling.

Table 24. Pattern Generator Time Slot Configuration (PGTSC)

Bit	Access	Field	Default (bin)	Description
7:4		Reserved	0000	Reserved: Reads return 0, writes are ignored.
3:0	RW	PATGEN_TSLOT	1110	Time Slots: This field configures the number of enabled time slots for Auto-Scrolling. Valid values are 1-14 (925/926) or 1-16 (927/928).

Pattern Generator Time Slot Order 1 (PGTSO1), Offset 0X11 in Table 6.

This register configures patterns for Time Slots 1 and 2.

Table 25. Pattern Generator Time Slot Order 1 (PGTSO1)

Bit	Access	Field	Default (bin)	Description
7:4	RW	PATGEN_TS2	0010	Time Slot 2 Pattern: This field configures the pattern enabled in Time Slot 2. Valid values are 1-14 (925/926) or 0-15 (927/928).
3:0	RW	PATGEN_TS1	0001	Time Slot 1 Pattern: This field configures the pattern enabled in Time Slot 1. Valid values are 1-14 (925/926) or 0-15 (927/928).

Pattern Generator Time Slot Order 2 (PGTSO2), Offset 0X12 in Table 6.

This register configures patterns for Time Slots 3 and 4.

Table 26. Pattern Generator Time Slot Order 2 (PGTSO2)

Bit	Access	Field	Default (bin)	Description
7:4	RW	PATGEN_TS4	0100	Time Slot 4 Pattern: This field configures the pattern enabled in Time Slot 4. Valid values are 1-14 (925/926) or 0-15 (927/928).
3:0	RW	PATGEN_TS3	0011	Time Slot 3 Pattern: This field configures the pattern enabled in Time Slot 3. Valid values are 1-14 (925/926) or 0-15 (927/928).

Pattern Generator Time Slot Order 3 (PGTSO3), Offset 0X13 in Table 6.

This register configures patterns for Time Slots 5 and 6.

Table 27. Pattern Generator Time Slot Order 3 (PGTSO3)

Bit	Access	Field	Default (bin)	Description
7:4	RW	PATGEN_TS6	0110	Time Slot 6 Pattern: This field configures the pattern enabled in Time Slot 6. Valid values are 1-14 (925/926) or 0-15 (927/928).
3:0	RW	PATGEN_TS5	0101	Time Slot 5 Pattern: This field configures the pattern enabled in Time Slot 5. Valid values are 1-14 (925/926) or 0-15 (927/928).

Pattern Generator Time Slot Order 4 (PGTSO4), Offset 0X14 in Table 6.

This register configures patterns for Time Slots 7 and 8.

Table 28. Pattern Generator Time Slot Order 4 (PGTSO4)

Bit	Access	Field	Default (bin)	Description
7:4	RW	PATGEN_TS8	1000	Time Slot 8 Pattern: This field configures the pattern enabled in Time Slot 8. Valid values are 1-14 (925/926) or 0-15 (927/928).
3:0	RW	PATGEN_TS7	0111	Time Slot 7 Pattern: This field configures the pattern enabled in Time Slot 7. Valid values are 1-14 (925/926) or 0-15 (927/928).

Pattern Generator Time Slot Order 5 (PGTSO5), Offset 0X15 in Table 6.

This register configures patterns for Time Slots 9 and 10.

Table 29. Pattern Generator Time Slot Order 5 (PGTSO5)

Bit	Access	Field	Default (bin)	Description
7:4	RW	PATGEN_TS10	1010	Time Slot 10 Pattern: This field configures the pattern enabled in Time Slot 10. Valid values are 1-14 (925/926) or 0-15 (927/928).

Table 29. Pattern Generator Time Slot Order 5 (PGTSO5) (continued)

Bit	Access	Field	Default (bin)	Description
3:0	RW	PATGEN_TS9	1001	Time Slot 9 Pattern: This field configures the pattern enabled in Time Slot 9. Valid values are 1-14 (925/926) or 0-15 (927/928).

Pattern Generator Time Slot Order 6 (PGTSO6), Offset 0X16 in Table 6.

This register configures patterns for Time Slots 11 and 12.

Table 30. Pattern Generator Time Slot Order 6 (PGTSO6)

Bit	Access	Field	Default (bin)	Description
7:4	RW	PATGEN_TS12	1100	Time Slot 12 Pattern: This field configures the pattern enabled in Time Slot 12. Valid values are 1-14 (925/926) or 0-15 (927/928).
3:0	RW	PATGEN_TS11	1011	Time Slot 11 Pattern: This field configures the pattern enabled in Time Slot 11. Valid values are 1-14 (925/926) or 0-15 (927/928).

Pattern Generator Time Slot Order 7 (PGTSO7), Offset 0X17 in Table 6.

This register configures patterns for Time Slots 13 and 14.

Table 31. Pattern Generator Time Slot Order 7 (PGTSO7)

Bit	Access	Field	Default (bin)	Description
7:4	RW	PATGEN_TS14	1110	Time Slot 14 Pattern: This field configures the pattern enabled in Time Slot 14. Valid values are 1-14 (925/926) or 0-15 (927/928).
3:0	RW	PATGEN_TS13	1101	Time Slot 13 Pattern: This field configures the pattern enabled in Time Slot 13. Valid values are 1-14 (925/926) or 0-15 (927/928).

Pattern Generator Time Slot Order 7 (PGTSO7), Offset 0X17 in Table 6.

This register configures patterns for Time Slots 13 and 14.

Table 32. Pattern Generator Time Slot Order 8 (PGTSO8, 927/928 only)

Bit	Access	Field	Default (bin)	Description
7:4	RW	PATGEN_TS16	0000	Time Slot 16 Pattern: This field configures the pattern enabled in Time Slot 16. Valid values are 0-15.
3:0	RW	PATGEN_TS15	1111	Time Slot 15 Pattern: This field configures the pattern enabled in Time Slot 15. Valid values are 0-15.

4 Configuration Examples

4.1 Auto-Scrolling Configuration

This example configures the Pattern Generator to scroll through a sequence of Red, Green, Blue, with each pattern displayed for 60 video frames, using external timing:

1. Write 0x1E to the PGFT register (Table 23). This sets the frame timer to 60.
2. Write 0x03 to the PGTSC register (Table 24). This sets the number of active patterns to 3.
3. Write 0x43 to the PGTSO1 register (Table 25). This sets Pattern 1 to Red (3) and Pattern 2 to Green (4).
4. Write 0x05 to the PGTSO2 register (Table 26). This sets Pattern 3 to Blue (5); Pattern 4 is ignored.

5. Write 0x01 to the PGCFG register (Table 3) to enable Auto-Scrolling with external timing.

6. Write 0x01 to the PGCTL register (Table 3) to enable the pattern generator.

4.2   *Internal Default Timing Configuration*

This example configures the Pattern Generator internal default timing values as shown in Table 10:

1. Write 0x03 to address 0x65 PGCFG (Table 3) to enable 24-bit with internal Clock.

2. **(DS90Ux928Q only)** Write 0x02 to address 0x39 (PG INT CLK) to enable Pattern Generator Internal Clock

3. Write 0x11 to address 0x64 PGCTL (Table 3) enable pattern generator with White/Black pattern or 1 of 14 patterns that provided.

4.3   *Custom Display Configuration*

This example configures the pattern generator for a custom resolution with the pixel clock and all timing signals generated internally:

Table 33. Custom Display Example

Parameter	Value	Units
Pixel Clock	37.007	MHz
Total Horizontal Width	1176	pixels
Total Vertical Height	525	pixels
Active Horizontal Width	800	pixels
Active Vertical Height	480	pixels
Horizontal Sync Width	10	pixels
Vertical Sync Width	2	pixels
Horizontal Back Porch	216	pixels
Vertical Back Porch	35	pixels
Horizontal Sync Polarity	Negative	-
Vertical Sync Polarity	Negative	-

Configuration Sequence

1. Set Pixel Clock and Active Frame Size. **Active H Width:** 800 (dec) = 0011 0010 0000 (bin), **Active V Height:** 480 (dec) -> 0001 1110 0000 (bin)

    (a) Write 0x03 (Table 4) to address 0x66 PGIA (Table 4) to enable PGCDC, then write 0x06 (Table 11) to address 0x67 PGID (Table 4) to set the clock divider to be 6 (200/33.3).

    (b) Write 0x07 (Table 4) to address 0x66 PGIA (Table 4) to enable PGAFS1, then write 0x20 (Table 15) to address 0x67 PGID (Table 4) to set desired Active Horizontal Width.

    (c) Write 0x08 (Table 4) to address 0x66 PGIA (Table 4) to enable PGAFS2, then write 0x03 (Table 16) to address 0x67 PGID (Table 4) to set desired Active Vertical and Horizontal Widths.

    (d) Write 0x1E (Table 4) to address 0x66 PGIA (Table 4) to enable PGAFS3, then write 0x09 (Table 17) to address 0x67 PGID (Table 4) to set desired Active Vertical Width.

    NOTE: 33.3 MHz (200/6) is the closest available frequency to the desired 37.007 MHz. 200 MHz clock can be anywhere from 140 MHz to 260 MHz, so the generated pixel clock can be between 23.3 MHz and 43.3 MHz, with a nominal value of 33.3 MHz. Therefore, the internal timing with an external, more accurate pixel clock is allowed by setting 0x65 bit 3 (Table 3).

2. Set Total Frame Size. **Total H Width:** 1176 (dec) -> 0100 1001 1000 (bin), **Total V Width:** 525 (dec) -> 0010 0000 1101 (bin)

    (a) Write 0x04 (Table 4) to address 0x66 PGIA (Table 4) to enable PGTFS1, then write 0x98 (Table 12) to 0x67 PGID (Table 4) to set desired Total Horizontal Width.

    (b) Write 0x05 (Table 4) to address 0x66 PGIA (Table 4) to enable PGTFS2, then write 0xD4

(Table 16) to address 0x67 PGID (Table 4) to set desired Total Vertical and Horizontal Widths.

   (c) Write 0x06 (Table 4) to address 0x66 PGIA (Table 4) to enable PGTFS3, then write 0x20 (Table 14) to address 0x67 PGID (Table 4) to set desired Total Vertical Width.

3. Set Back Porch. **H Back Porch:** 216 (dec) CLK (effective from 217[th] CLK -> 1101 1000 (bin), **V Back Porch:** 35 (dec) lines (effective from 36[th] line -> 0010 0011 (bin)

   (a) Write 0x0C (Table 4) to address 0x66 PGIA (Table 4) to enable PGHBP, then write 0xD8 (Table 20) to address 0x67 PGID (Table 4) to set desired Horizontal Back Porch Width.

   (b) Write 0x08 (Table 4) to address 0x66 PGIA (Table 4) to enable PGVBP, then write 0x23 (Table 21) to address 0x67 PGID (Table 4) to set desired Vertical Back Porch Width.

4. Enable Pattern Generation

   (a) Write 0x03 to address 0x65 PGCFG (Table 4) to enable 24-bit with internal Clock.

   (b) **(DS90Ux928Q only)** Write 0x02 to address 0x39 (PG INT CLK) to enable Pattern Generator Internal Clock

   (c) Write 0x11 to address 0x64 PGCTL (Table 4) enable Pattern Generator with White pattern or 1 of 14 patterns that provided.

5 Conclusion

This application report gives several usage examples for the Internal Test Pattern Generator of the 720p FPD-Link III (DS90Ux92xQ) devices, as well as detailed descriptions of the control registers used to control this feature.

6 References

- *DS90UB925Q 5 - 85 MHz 24-Bit Color FPD-Link III Serializer With Bidirectional Control Channel* (SNLS407)
- *DS90UH925Q 720p 24-Bit Color FPD-Link III Serializer With HDCP* (SNLS336)
- *DS90UB926Q 5 - 85 MHz 24-Bit Color FPD-Link III Deserializer With Bidirectional Control Channel* (SNLS422)
- *DS90UH926Q 720p 24-Bit Color FPD-Link III Deserializer With HDCP* (SNLS337)
- *DS90UB927Q 5MHz - 85MHz 24-Bit Color FPD-Link III Serializer With Bidirectional Control Channel* (SNLS416)
- *DS90UH927Q 5MHz - 85MHz 24-Bit Color FPD-Link III Serializer With HDCP* (SNLS433)
- *DS90UB928Q FPD-Link III Deserializer With Bidirectional Control Channel* (SNLS417)
- *DS90UH928Q 5MHz - 85MHz 24-Bit Color FPD-Link III Deserializer With HDCP* (SNLS440)