# 《单片机控制与应用实验》

# 实验报告

学 号: 21160817

教 学号: \_\_\_\_\_53160817\_\_\_\_\_

姓 名: \_\_\_\_\_ 商健文\_\_\_\_\_

学 院: 计算机科学与技术学院

专业: 计算机科学与技术

# 实验一 电路原理图分析与设计

## 一、实验目的和要求

掌握使用计算机辅助软件分析与设计电路原理图的基本方法和流程,学习分析与设计中的通用规则;培养分析原理图的能力,能够独立设计较为简单的电路图。

# 二、实验器材

Protel 99 SE

## 三、实验内容与过程

### 1、分析示例文件电路图

器件功能分析:

8031: CPU: 74LS373: 8位地址锁存器;

2764: 存储容量为 8K 的 EPROM; 74LS138: 3 输入-8 输出译码器;

8155: 可编程并行输入/输出接口芯片,有 A、B、C 三口,都可通过编程设置成输入口或输出口;

LED 数码管: 共阳极,8155 A 口输出位码控制某个 LED 有效,只有其位控端为低电平的 LED 显示器才能点亮。B 口输出段码,送出的段控码同时送给 六位 LED 数码管显示器,控制数码管显示的字符图形,对于共阳极显示器,a—dp 端接低电平时,其相应线段发亮。

矩阵键盘:通过行列扫描法,判断键盘中有无键按下。首先全部行线 Y0-Y3 置低电平,检测列线的状态。只要有一列的电平为低电平,则表示键盘中有键被按下;若所有列线均为高电平,则表示键盘中无键按下。然后进入确定具体闭合键的过程,依次将行线置为低电平,在确定某根行线位置为低电平的前提下,逐行检测各列线的电平状态。若某列为低,则该列线与置为低电平的行线交叉处的按键就是闭合的按键。

2. 设计一个 8031 基本应用电路的原理图。包括 8031CPU 及辅助电路,外接 8KEPROM,地址范围从 2000H 开始。使用 P1 口进行四路开关量输入,四路发 光管 LED 输出。当有任意一路开关闭合,产生中断信号送入 INT1。




图 1 电路设计原理图

### 原理图设计要点:

- (1) 使用 74LS138 译码器控制 2764 存储器地址范围从 2000H 开始。将 8031 高三位地址线(P25-P27)分别接译码器的 ABC, Y1 输出端接 2764 片选端 CE。即可实现只有地址高三位为 001 (CBA 为 001)时,才能使得 2764 有效。
- (2) 8031 P1 口(P10-P13) 控制四路发光管 LED 输出, P14-P17 控制四路开 关量输入。
- (3) 通过一个四输入与门实现当有开关闭合时产生中断信号送入 INT1。当有任意一路开关闭合时,GND 端接通,并通过与门使得最终输出逻辑 0, 而 INT1 为低电平有效,输出逻辑 0 即会触发中断信号。
- (4) 题目要求发光管采用低电平点亮方式,因此采用上图接法,使得当 P1 口为低电平时,发光管能正向导通。
- (5) 相关元器件的封装务必保证正确。电阻、普通电容、晶振、二极管、发光管均为 AXIAL0.3, 电解电容为 RAD0.3。
- (6) LED 需要自己重新制作(AK 引脚改为 12), 并使用 LEDNEW 绘制原理 图。

# 四、实验中遇到的问题与分析

#### 1、接线问题

接线必须搭接在器件引脚上,直接连至芯片上相当于未连接上。多线交叉处(红色圆点)不应与器件两端自带的黑色线接触,而应该在蓝色自接线上交叉。如若不然,则会出现电器规则检查错误。

#### 2、VCC 与 GND

VCC 与芯片引脚之间必须有负载电阻,以免电流过大烧坏引脚。GND 是先放置 VCC, 然后调整类型才能得到。

### 3、与门问题

与门应该使用 TTL 库中的 74LS 系列门,不应使用系统自带库中的 AND。

## 五、思考题解答

### 1、写出示例电路图中存储器 2764 的寻址范围。

寻址范围: 6000H-7FFFH。74LS138 译码器的 Y3 端与 2764 的片选端 CE 相

连,表明 16 位地址中的高三位为 011 时才能使得 2764 有效,即 2764 的地址范围从 6000H 开始。其他 13 条地址线作 2764 内部寻址,因此最大可以达到 7FFFH。

2、写出示例电路图中8155三个端口的地址。

A □: C101H:

В □: С102Н:

C □: C103H。

3、若在某个七段数码管上显示一个符号,应该如何控制输出端口。

首先向 8155 的控制口写入控制字,以设定 A 口, B 口的输入输出方式。预 先准备好段码表,其中存放字符 A-F 的段码。确定显示字符的数码管的位选码, 送入 A 口: 然后确定所要显示字符的段选码,送入 B 口。

4、说明如何检测键盘中是否有某个键按下; 当键盘中的 EXE 键按下后, 会读入什么样的数据。

通过行列扫描法,判断键盘中有无键按下。首先全部行线 Y0-Y3 置低电平,检测列线的状态。只要有一列的电平为低电平,则表示键盘中有键被按下;若所有列线均为高电平,则表示键盘中无键按下。然后进入确定具体闭合键的过程,依次将行线置为低电平,在确定某根行线位置为低电平的前提下,逐行检测各列线的电平状态。若某列为低,则该列线与置为低电平的行线交叉处的按键就是闭合的按键。

将全部行线 Y0-Y3 置低电平,当键盘中的 EXE 键按下后,检测列线的状态, PA0 列为低电平。再对 PC0-PC3 分别依次输入 0111,1011,1101,1110 (其中 0 代表低电平,1 代表高电平),然后逐行检测各列线电平。当对行线输入 1101 时,检测列线状态,PA0 列为低电平。

# 六、实验收获

通过本次实验,简要复习了微机原理、数字逻辑等先导课程的一些相关知识, 并对原理图设计过程有了基本了解,同时学会了如何使用软件 Protel 99 SE。

# 实验二 电路图设计与线路板制作

# 一、实验目的和要求

掌握通过电路原理图绘制板图的基本流程和方法,能够设计和检查较为简单 的印刷电路板图纸。本实验只要求同学完成图纸的设计,了解制版的过程,不将 图纸送至制版厂实际加工。

# 二、实验器材

Protel 99 SE

# 三、实验内容

## 相关图示:




图 1 自动布局、自动布线

Warning: Footprint of U1 has been changed from DIP-14 to DIP14 Warning: Footprint of U2 has been changed from DIP-40 to DIP40 Warning: Footprint of U3 has been changed from DIP-20 to DIP20 Warning: Footprint of U4 has been changed from DIP-28 to DIP28 Warning: Footprint of U5 has been changed from DIP-16 to DIP16  Total components with Footprints changed = 5 Total components with Comments changed = 0  Total extra components = 0  Total missing components = 0  Total nets with names changed = 0  Total nets with missing/extra pins = 0  Total extra nets in Exported Sheet1 = 0  Total nets in Exported Sheet1 = 39 Total nets in Sheet1 = 39 Total components in Sheet1 = 39  Total components in Sheet1 = 17 Total components in Sheet1 = 17		
Warning: Footprint of U3 has been changed from DIP-20 to DIP20 Warning: Footprint of U4 has been changed from DIP-28 to DIP28 Warning: Footprint of U5 has been changed from DIP-16 to DIP16  Total components with Footprints changed = 5 Total components with Comments changed = 0  Total extra components = 0 Total missing components = 0  Total nets with names changed = 0  Total nets with missing/extra pins = 0  Total extra nets in Exported Sheet1 = 0  Total nets in Exported Sheet1 = 39 Total nets in Sheet1 = 39 Total components in Exported Sheet1 = 39	Warning: Footprint of U1 has been changed f	from DIP-14 to DIP14
Warning: Footprint of U4 has been changed from DIP-28 to DIP28 Warning: Footprint of U5 has been changed from DIP-16 to DIP16  Total components with Footprints changed = 5 Total components with Comments changed = 0  Total extra components = 0 Total missing components = 0  Total nets with names changed = 0  Total nets with missing/extra pins = 0  Total extra nets in Exported Sheet1 = 0  Total extra nets in Sheet1 = 39 Total nets in Sheet1 = 39 Total components in Exported Sheet1 = 39 Total components in Exported Sheet1 = 39 Total components in Exported Sheet1 = 39	Warning: Footprint of U2 has been changed f	from DIP-40 to DIP40
Warning: Footprint of U5 has been changed from DIP-16 to DIP16  Total components with Footprints changed = 5 Total components with Comments changed = 0  Total extra components = 0 Total missing components = 0  Total nets with names changed = 0  Total nets with missing/extra pins = 0  Total extra nets in Exported Sheet1 = 0  Total extra nets in Sheet1 = 39 Total nets in Sheet1 = 39  Total components in Exported Sheet1 = 39  Total components in Exported Sheet1 = 39	Warning: Footprint of U3 has been changed f	from DIP-20 to DIP20
Warning: Footprint of U5 has been changed from DIP-16 to DIP16  Total components with Footprints changed = 5 Total components with Comments changed = 0  Total extra components = 0 Total missing components = 0  Total nets with names changed = 0  Total nets with missing/extra pins = 0  Total extra nets in Exported Sheet1 = 0  Total extra nets in Sheet1 = 39 Total nets in Sheet1 = 39  Total components in Exported Sheet1 = 39  Total components in Exported Sheet1 = 39	Warning: Footprint of U4 has been changed f	from DIP-28 to DIP28
Total components with Footprints changed = 5 Total components with Comments changed = 0  Total extra components = 0 Total missing components = 0  Total nets with names changed = 0 Total nets with missing/extra pins = 0  Total extra nets in Exported Sheet1 = 0 Total extra nets in Sheet1 = 0  Total nets in Exported Sheet1 = 39 Total nets in Sheet1 = 39 Total components in Exported Sheet1 = 39		
Total components with Comments changed = 0  Total extra components = 0  Total missing components = 0  Total nets with names changed = 0  Total nets with missing/extra pins = 0  Total extra nets in Exported Sheet1 = 0  Total extra nets in Sheet1 = 39  Total nets in Sheet1 = 39  Total components in Exported Sheet1 = 39	· .	
Total components with Comments changed = 0  Total extra components = 0  Total missing components = 0  Total nets with names changed = 0  Total nets with missing/extra pins = 0  Total extra nets in Exported Sheet1 = 0  Total extra nets in Sheet1 = 39  Total nets in Sheet1 = 39  Total components in Exported Sheet1 = 39		
Total extra components = 0 Total missing components = 0  Total nets with names changed = 0 Total nets with missing/extra pins = 0  Total extra nets in Exported Sheet1 = 0 Total extra nets in Sheet1 = 39 Total nets in Sheet1 = 39 Total nets in Sheet1 = 39 Total components in Exported Sheet1 = 17	Total components with Footprints changed	= 5
Total missing components = 0  Total nets with names changed = 0  Total nets with missing/extra pins = 0  Total extra nets in Exported Sheet1 = 0  Total extra nets in Sheet1 = 39  Total nets in Exported Sheet1 = 39  Total nets in Sheet1 = 39  Total components in Exported Sheet1 = 17	Total components with Comments changed	= 0
Total missing components = 0  Total nets with names changed = 0  Total nets with missing/extra pins = 0  Total extra nets in Exported Sheet1 = 0  Total extra nets in Sheet1 = 39  Total nets in Exported Sheet1 = 39  Total nets in Sheet1 = 39  Total components in Exported Sheet1 = 17		_
Total nets with names changed = 0 Total nets with missing/extra pins = 0  Total extra nets in Exported Sheet1 = 0 Total extra nets in Sheet1 = 39 Total nets in Exported Sheet1 = 39 Total nets in Sheet1 = 39 Total components in Exported Sheet1 = 17		-
Total nets with missing/extra pins = 0  Total extra nets in Exported Sheet1 = 0  Total extra nets in Sheet1 = 0  Total nets in Exported Sheet1 = 39  Total nets in Sheet1 = 39  Total components in Exported Sheet1 = 17	Total missing components	= 0
Total nets with missing/extra pins = 0  Total extra nets in Exported Sheet1 = 0  Total extra nets in Sheet1 = 0  Total nets in Exported Sheet1 = 39  Total nets in Sheet1 = 39  Total components in Exported Sheet1 = 17	m	•
Total extra nets in Exported Sheet1 = 0 Total extra nets in Sheet1 = 0  Total nets in Exported Sheet1 = 39 Total nets in Sheet1 = 39  Total components in Exported Sheet1 = 17		-
Total extra nets in Sheet1 = 0  Total nets in Exported Sheet1 = 39  Total nets in Sheet1 = 39  Total components in Exported Sheet1 = 17	Total nets with missing/extra pins	= U
Total extra nets in Sheet1 = 0  Total nets in Exported Sheet1 = 39  Total nets in Sheet1 = 39  Total components in Exported Sheet1 = 17	Total outpa note in Europead Chapti	- 0
Total nets in Exported Sheet1 = 39 Total nets in Sheet1 = 39 Total components in Exported Sheet1 = 17		_
Total nets in Sheet1 = 39  Total components in Exported Sheet1 = 17	lotal extra nets in Sneeti	= 0
Total nets in Sheet1 = 39  Total components in Exported Sheet1 = 17	Total nate in Evported Cheet1	= 39
Total components in Exported Sheet1 = 17		
	local Hecs III SHEECI	- 37
	Total components in Exported Sheet1	= 17

图 2 网络表比较结果

### 使用方法及步骤:

- (1) 进入 Protel 99 SE, 打开实验一完成的原理图, 对于没有封装的元件填入正确的封装。
- (2) 生成原理图的 NET 文件。进入 PCB EDITOR,调入此 NET 文件,如有错误提示,返回原理图进行修改,直到正确无误。
- (3) 进入 PCB EDITOR,按照 3 英寸×4 英寸或更小的尺寸在 Keep Out 层画出矩形闭合轮廓。然后重新调入 NET 文件。
  - (4) 进行自动布局。
  - (5) 设置自动布线选项,进行自动布线。自动布线结果如图 1。
- (6) 如果自动布线通过率不足 100%, 手工调整元件位置重新布线, 也可手工直接连线。
- (7) 产生布线图的 NET 文件(Export netlist from PCB 选项),与原理图的 NET 文件进行比较(Comparing netlist 选项)。比较结果见图二。

# 四、实验中遇到的问题与分析

#### 1、封装问题

如果封装不正确,则会在生成原理图时出现错误,需要修改封装。图 2 中的 Warning 不算错误,但如果按照提示上的修改一下会更好(去掉中间的横线)。

## 2、布局合理性问题

采用自动布局的方式,通常是所有器件紧密布局在一起,宏观体现为电路板中某一角过于密集,而其余区域存在大片空白。这种情况下可以通过手工布局、布线的方式进行调整,使得电路板布局更加合理。

## 五、思考题解答

- 1、写出你所设计的电路中使数码管点亮的指令,和读入开关状态的指令。
- (1) LED 点亮指令:

MOV P1, #imm :通过立即数的方式同时控制四个 LED 的亮灭

CLR P1.X ;单独控制某一个 LED 的亮灭

(2) 读入开关指令:

MOV A,P1

ANL A,#F0H :四路开关量读进高四位中

2、你所完成的制版图的最小尺寸是多少,是否可以改进。

3 英寸×4 英寸。可以改进,自动布局后,由于元器件排列紧密,还有很大剩余空间,可以调整矩形框尺寸,将制版图进一步缩小。

- 3、设电路版制作成本为 0.5 元/平方厘米,结合器件成本,计算电路图总成本。
- (1) 器件成本:

电阻: 3\*0.2 = 0.6 元; 普通电容: 2\*0.2 = 0.4 元;

开关: 1\*4 = 4 元: 晶振: 1\*0.5 = 0.5 元:

发光管: 4\*0.2 = 0.8 元: 电解电容: 0.5 元:

8031、2764: 10\*2 = 20 元;

74LS138、74LS374、74LS21: 2\*3 = 6 元;

合计: 32.8 元

- (2) 电路板制作成本:根据 1 英寸=6.4516 平方厘米,有 3\*4\*6.4516\*0.5 = 38.71 元。
- (3) 总成本: 71.51 元
- 4. 你认为在制作板图的过程中有那些值得注意的事项。
- (1) 封装问题:如果封装不正确,则会在生成原理图时出现错误,需要修改封装。图 2 中的 Warning 不算错误,但如果按照提示上的修改一下会更好(去掉中

间的横线)。

- (2) 布局合理性问题:采用自动布局的方式,通常是所有器件紧密布局在一起, 宏观体现为电路板中某一角过于密集,而其余区域存在大片空白。这种情况下可 以通过手工布局、布线的方式进行调整,使得电路板布局更加合理。
- (3) 注意在 PCB 制作过程中,一定要在 KeepOutLayer 层上操作。
- 5、参阅其他参考书,说明那些问题是在设计原理图时可以忽略,而在设计板图时必须和应该考虑的。
  - (1) PCB 结构设计;
  - (2) 电路板大小设计及电路板成本;
  - (3) 元件布局的合理性;

## 六、实验收获

通过本次实验,学会了如何使用软件 Protel 99 SE 的相关功能将电路原理图 合理地转换为实际的制版图。